



(11) **EP 1 202 245 B1**

(12) **EUROPEAN PATENT SPECIFICATION**

(45) Date of publication and mention
of the grant of the patent:
05.10.2011 Bulletin 2011/40

(51) Int Cl.:
G09G 3/36 ^(2006.01)

(21) Application number: **01304785.7**

(22) Date of filing: **31.05.2001**

(54) **Dot-inversion data driver for liquid-crystal display device with reduced power consumption**

Datentreiber mit Bildelementinvertierung für eine Flüssigkristallanzeige mit reduziertem
Leistungsverbrauch

Circuit d'attaque de données avec inversion de pixels pour un dispositif d'affichage à cristaux liquides
avec consommation d'énergie réduite

(84) Designated Contracting States:
DE FR GB

(30) Priority: **31.10.2000 JP 2000333517**

(43) Date of publication of application:
02.05.2002 Bulletin 2002/18

(73) Proprietor: **Fujitsu Semiconductor Limited**
Kohoku-ku, Yokohama-shi
Kanagawa 222-0033 (JP)

(72) Inventors:
• **Udo, Shinya,**
c/o Fujitsu Limited
Kawasaki-shi,
Kanagawa 211-8588 (JP)
• **Kokubun, Masatoshi,**
c/o Fujitsu Limited
Kawasaki-shi,
Kanagawa 211-8588 (JP)

(74) Representative: **Gibbs, Christopher Stephen et al**
Haseltine Lake LLP
Lincoln House, 5th Floor
300 High Holborn
London WC1V 7JH (GB)

(56) References cited:
US-A- 5 528 256 US-A- 6 049 321
US-A- 6 064 363

- **PATENT ABSTRACTS OF JAPAN** vol. 2000, no. 07, 29 September 2000 (2000-09-29) -& JP 2000 098976 A (SONY CORP), 7 April 2000 (2000-04-07)
- **PATENT ABSTRACTS OF JAPAN** vol. 1997, no. 10, 31 October 1997 (1997-10-31) -& JP 09 159992 A (FURONTETSUKU:KK), 20 June 1997 (1997-06-20) -& US 6 327 008 B1 (FUJIYOSHI) 4 December 2001 (2001-12-04)
- **PATENT ABSTRACTS OF JAPAN** vol. 2000, no. 09, 13 October 2000 (2000-10-13) -& JP 2000 172231 A (MITSUBISHI ELECTRIC CORP), 23 June 2000 (2000-06-23)
- **PATENT ABSTRACTS OF JAPAN** vol. 1998, no. 10, 31 August 1998 (1998-08-31) -& JP 10 133174 A (SONY CORP), 22 May 1998 (1998-05-22)

Note: Within nine months of the publication of the mention of the grant of the European patent in the European Patent Bulletin, any person may give notice to the European Patent Office of opposition to that patent, in accordance with the Implementing Regulations. Notice of opposition shall not be deemed to have been filed until the opposition fee has been paid. (Art. 99(1) European Patent Convention).

EP 1 202 245 B1

Description

[0001] The present invention relates to a data driver for a liquid-crystal display device, having voltage buffer amplifiers, which output analog gradation voltages. The analog gradation voltages are applied to data-bus lines such that voltage polarities of adjacent data-bus lines concerned with the same display colour are opposite to each other. More particularly, the invention relates to a data driver for driving the data-bus lines of a liquid-crystal display device in a dot-inversion fashion with respect to time and space.

[0002] FIG. 8 shows the output stage of a prior-art data driver 10X connected to the data-bus lines of a liquid-crystal display (LCD) panel.

[0003] The voltage buffer amplifiers B1 to B12 of the data driver 10X are respective voltage followers, and the outputs thereof are connected to the respective data-bus lines D1 to D12 of the LCD panel. The data driver 10X drives the data-bus lines in a dot-inversion fashion with respect to time and space. That is, voltages applied to adjacent data-bus lines at the same time have opposite polarities to each other, and analog gradation voltages corresponding to the display data are output from the respective voltage buffer amplifiers B1 to B12 such that voltage polarity of each data-bus line is opposite to that of the adjacent lines. According to the dot-inversion driving technique, variations in the potential of a pixel electrode caused by cross capacitance between a data-bus line and a scan-bus line can be effectively cancelled and, further, the common potential applied to the opposite electrode can be stabilized, resulting in a reduced flicker.

[0004] However, charge and discharge currents of each of the voltage buffer amplifiers B1 to B12 are relatively large, leading to a higher power consumption.

[0005] Facing such a disadvantage, in order to utilize the electric charge accumulated on the data-bus lines effectively, and thus decrease power consumption, short-circuiting switches S1 to S12 are connected between a common line CL and the respective data-bus lines D1 to D12. When the outputs of the voltage buffer amplifiers B1 to B12 have been brought into a high impedance state during a horizontal blanking period, the short-circuiting switches S1 to S12 are simultaneously turned on. The potentials of the data-bus lines D1 to D12 are thereby rendered nearly equal to the common potential of the opposite plane electrode of the liquid-crystal display panel, enabling the current consumed in the voltage buffer amplifiers B1 to B12 to decrease by up to a half.

[0006] However, since it is necessary to provide the short-circuiting switches next to the respective voltage buffer amplifiers, the area of the data driver 10X increases, thereby lowering the density of data-bus lines in the arrangement.

[0007] Fig. 9 shows a data driver 10Y of a dot-inversion driving type disclosed in JP 10-282940 A.

[0008] In this circuit, adjacent data-bus lines are connected in pairs by short-circuiting switches S1 to S9. With

this circuit, since the number of the short-circuiting switches is reduced to half that of Fig. 8, the above described problem can be solved.

[0009] However, since different colour signals are carried by adjacent bus lines, there is no correlation therebetween and the efficiency of utilization of electric charge accumulated on the data-bus lines. For example, the potentials of the data-bus lines D1 to D6 are distributed in a horizontal period as shown in Fig. 10, and when the short-circuiting switches S1, S3 and S5 turn on in the next horizontal blanking period, the potentials are distributed as shown in Fig. 11 producing differences between the potential of each data-bus line and the common potential VCOM of the opposite electrode. This increases the power consumption of the data driver 10Y compared with the data driver 10X of Fig. 8. Further, the differences become a cause for variations in the common potential VCOM, resulting in the generation of a flicker.

[0010] US 5528256 (Erhart et al./ Vivid Semiconductor) shows a power-saving technique using multiplexed column drivers and alternating voltages, with an external capacitor. Further disclosures of polarity inversion can be found in JP 10-133174 (Sony), which has short-circuiting switches between adjacent data lines, JP 9-159992 (Furontetsuku KK) and US 6064363 (Kwon/LG Semicon), which shows CMOS switches.

[0011] Accordingly, it is desirable to provide a data driver for a liquid-crystal display device, with a high density of current components, a decreased power consumption and satisfactory pixel flicker properties.

[0012] In embodiments of the present invention, each data-bus line is connected, by a short-circuiting switch, to one of the adjacent data-bus lines concerned with the same display colour, and the short-circuiting switches are turned on when the outputs of the voltage buffer amplifiers or locations between the voltage buffer amplifiers and the respective data-bus lines are in a high impedance state.

[0013] Data signals for adjacent pixels concerned with the same colour have opposite polarities, and it is highly probable that the absolute values thereof are nearly equal. Particularly, this probability is higher in a region of a background image. Hence, by turning on the short-circuiting switches, the potentials of the data-bus lines become nearly equal to the common potential of the opposite electrode of an LCD panel, whereby the current to be consumed in the voltage buffer amplifiers can be reduced further where short-circuiting switches are intermittently connected between adjacent data-bus lines.

[0014] Further, since the common potential is stabilized, flicker is alleviated, and thereby the image quality is better than in the case where short-circuiting switches are intermittently connected between adjacent data-bus lines.

[0015] In addition, since the number of short-circuiting switches is smaller than in the case where a short-circuiting switch is connected between each pair of data-bus lines, the circuit area of the data driver can be re-

duced.

[0016] It would be possible to arrange the short-circuiting switches in a number of rows, in the plane of the device, equal to the number of colours carried by the data-bus lines.

[0017] However, in the embodiments of the present invention the short-circuiting switches are connected through interconnecting lines arranged in first and second rows in a staggered configuration, with adjacent connected pairs on alternate rows.

[0018] With this data driver for a liquid-crystal display device, since the short-circuiting switches and the interconnecting lines for them are arranged so that their densities are nearly uniform, the circuit area of the data driver can be smaller, and a higher density of the data-bus lines can be realized.

[0019] Preferably, the short-circuiting switches are formed at one side of every other data-bus line. With this configuration, the above-described effect is further enhanced.

[0020] For a better understanding of the invention, embodiments of it will now be described, by way of example, with reference to the accompanying drawings in which:

Fig. 1 is a schematic circuit diagram showing an example of liquid-crystal display device with reduced power consumption;

FIGS. 2(A) and 2(B) are illustrations showing pixel voltage polarity distributions of odd and even frames, respectively;

Fig. 3 is a circuit diagram showing an output stage of the data driver of Fig. 1;

Fig. 4 is a circuit diagram showing an output stage of a data driver of a first embodiment of the present invention;

Fig. 5 is a circuit diagram showing part of a data driver of a second embodiment of the present invention;

Fig. 6 is a layout view of part in Fig. 5 lower than a short dashed line;

Fig. 7 is a waveform diagram showing operation of the output stage of Fig. 5;

Fig. 8 is a circuit diagram showing an output stage of a prior art data driver connected to data-bus lines of an LCD panel;

Fig. 9 is a circuit diagram showing an output stage of another prior art data driver;

Fig. 10 is an illustration of potentials of the data-bus lines D1 to D6 of Fig. 9 during a horizontal period; and

Fig. 11 is an illustration of potentials of the data-bus lines D1 to D6 after short-circuiting switches between the data-bus lines are turned on from the state of Fig. 10.

[0021] In the discussion of the drawings like reference characters designate like or corresponding parts throughout several views.

[0022] Fig. 1 schematically shows an example of liq-

uid-crystal display device with reduced power consumption. In Fig. 1, there is shown an LCD panel 11 having a pixel matrix in 4 rows and 6 columns for simplification.

[0023] In the LCD panel 11, a pair of opposed glass substrates, not shown, are disposed, and a gap therebetween is filled with a liquid crystal and sealed. Pixel electrodes are arranged in a matrix on one of the glass substrates, thin-film transistors are formed for the respective pixels, scan-bus lines (gate lines) G1 to G4 are formed for respective first to fourth rows of the thin-film transistors, and data-bus lines D1 to D6 are formed for first to sixth columns of the thin-film transistors, wherein the scan-bus lines G1 to G4 and the data-bus lines D1 to D6 cross each other with an insulating film interposed therebetween. On the other glass substrate, a transparent plane electrode in common with all of the pixels is formed and a common potential VCOM is applied thereto. For example, in regard to the liquid-crystal pixel C11 of the first row and the first column, a thin-film transistor T11 is connected between the pixel electrode and the data-bus line D1, the gate of the thin-film transistor T11 is connected to the scan-bus line G1, and the common potential VCOM is applied to the opposite electrode of the liquid-crystal pixel C11.

[0024] The data-bus lines D1 to D6 of the LCD panel 11 are connected to the outputs of the data driver 10, and the scan lines G1 to G4 of the LCD panel 11 are connected to the outputs of a scan driver 12.

[0025] A control circuit 13 receives a video signal VS, a pixel clock CLK, a horizontal sync signal HSYNC, and a vertical sync signal VSYNC, and generates timing signals to provide to the data driver 10 and the scan driver 12, and provides a video signal to the data driver 10.

[0026] The scan-bus lines G1 to G4 are sequentially activated by the scan driver 12, while signal charges for pixels on a selected row are renewed by the data driver 10. The data driver 10 simultaneously provides display data signals for a row onto the data-bus lines D1 to D6, and renews the signals each horizontal period.

[0027] The data driver 10 drives in a dot-inversion fashion. That is, the data driver 10 provides analog gradation voltages according to display data in such a way that the voltage polarities of adjacent data-bus lines are inverse or opposite to each other and the voltage polarity of each data-bus line is inverted every horizontal period. **FIGS. 2(A) and 2(B)** show the pixel voltage polarity distributions of odd and even frames, respectively.

[0028] Fig. 3 shows the output stage of the data driver 10. The actual number of data-bus lines is, for example, $1024 \times 3 = 3072$, and Fig. 3 shows only data-bus lines D1 to D12 as a representative part.

[0029] The data-bus lines D1 to D12 on the LCD panel 11 are respectively connected to the outputs of voltage buffer amplifiers B1 to B12 of the data driver 10, and each voltage buffer amplifier is constituted as a voltage follower. Each data-bus lines carries either a red (R), green (G), or blue (B) colour signal and they are arranged so that there is a signal of each colour every three lines.

[0030] Short-circuiting switches are connected between pairs of adjacent data-bus lines concerned with the same display colour. That is, the short-circuiting switch S1 is connected between adjacent R data-bus lines D1 and D4, no short-circuiting switch is connected between the next adjacent R data-bus lines D4 and D7, and a short-circuiting switch S7 is connected between the next pair of adjacent R data-bus lines D7 and D10. Likewise, a short-circuiting switch S2 is connected between adjacent G data-bus lines D2 and D5, and a short-circuiting switch S8 is connected between adjacent G data-bus lines D8 and D11. Further, a short-circuiting switch S3 is connected between adjacent B data-bus lines D3 and D6, and a short-circuiting switch S9 is connected between adjacent B data-bus lines D9 and D12.

[0031] A control circuit 13 sets the outputs of the voltage buffer amplifiers B1 to B12 into a high impedance state during each successive horizontal blanking period, and turns on all the short-circuiting switches S1 to S3 and S7 to S9.

[0032] Adjacent pixel data signals of the same colour have opposite polarities to each other, and it is highly probably that the absolute values thereof are almost the same as each other. This probability is particularly high in the region of a background image. Therefore, the potentials of the data-bus lines D1 to D12 are made almost equal to the common potential VCOM when short-circuited, and the currents consumed in the voltage buffer amplifiers B1 to B12 can be reduced to almost a half that of the case where no short-circuiting switch is connected. Further, the common potential VCOM of the opposite electrode is prevented from varying by capacitive coupling, and thereby reducing flicker compared with the case of Fig. 9. Furthermore, since the number of short-circuiting switches is half that of the case of Fig. 8, the circuit area of the data driver 10 can be reduced, enabling a higher data-bus line density to be achieved.

First Embodiment

[0033] Fig. 4 shows an output stage of a data driver 10A of a first embodiment of the present invention.

[0034] In this circuit, interconnecting lines L1 to L3 for connecting short-circuiting switches S1, S5 and S9 on a first row and interconnecting lines L4 to L6 for connecting short-circuiting switches S3, S7 and S11 on a second row are arranged in a staggered configuration.

[0035] In each of these first and second rows, the ends of adjacent short-circuiting switches are connected to respective adjacent data-bus lines: that is, in the first row the right-hand and left-hand ends respectively of the short-circuiting switches S1 and S5 are connected to the data-bus lines D4 and D5, and one end each of the short-circuiting switches S5 and S9 is connected to the respective data-bus lines D8 and D9, while in the second row one end each of the short-circuiting switches S3 and S7 is connected to the respective data-bus lines D6 and D7, and one end each of the short-circuiting switches S7 and

S11 is connected to the respective data-bus lines D10 and D11. Thus data lines are connected two at a time to the first and second rows of switches alternately.

[0036] The short-circuiting switches S1, S3, S5, S7, S9 and S11 are controlled by the control circuit 13 in a similar manner to the above-described example of liquid crystal display with reduced power consumption.

[0037] According to the first embodiment, a similar effect to that of said example is obtained. Furthermore, since the interconnecting lines for the short-circuiting switches are arranged only in first and second rows, with a roughly uniform density of interconnecting lines, and the density of the short-circuiting switches is also roughly uniform, the area of the data driver 10A can be smaller than that of the case of Fig. 3 whilst having data-bus lines in a higher density arrangement.

Second Embodiment

[0038] Fig. 5 shows part of a data driver 10B of a second embodiment of the present invention.

[0039] Positive-polarity voltage buffer amplifiers PB1 to PB3 are for providing higher ('H' side) voltages than the common potential VCOM (for example, 5V), while negative-polarity voltage buffer amplifiers NB1 to NB3 are for providing lower ('L' side) voltages than the common voltage VCOM. The two types of the voltage buffer amplifiers are employed, one for the 'H' side and the other for the 'L' side, to realize a narrower output amplitude so as to simplify the configuration of the device.

[0040] In order to provide the outputs of the positive-polarity voltage buffer amplifier PB1 and the negative-polarity voltage buffer amplifier NB1 to each of the output terminals T1 and T2 alternately in each successive horizontal period (1 H), transfer gates P1 and P2 are connected between the output of the positive-polarity voltage buffer amplifier PB1 and the respective output terminals T1 and T2, and transfer gates N1 and N2 are connected between the output of the negative-polarity voltage buffer amplifier NB1 and the respective output terminals T1 and T2. Transfer gates P1, P2, N1, and N2 constitute one set of changeover switches. This applies to changeover switches between other voltage buffer amplifiers and corresponding output terminals in a similar way. Between these changeover switches and the output terminals T1 to T6, the short-circuiting switches S1, S3 and S5 are connected in a similar manner to the case of Fig. 4.

[0041] Fig. 6 shows a circuit layout of the part 20 of the circuit of Fig. 5 below the short dashed line. In Fig. 6, electrodes A to F, I to T, and U to W correspond to respective locations indicated by the same reference characters in Fig. 5.

[0042] Each of the transfer gates of Fig. 5 has a PMOS transistor and an NMOS transistor connected in parallel to each other, and the PMOS transistors are formed in a horizontal strip-shaped region 21 and the NMOS transistors are formed in a similar, vertically adjacent region 22.

[0043] For example, the PMOS transistor of the trans-

fer gate P1 has vertical strip-shaped source and drain electrodes A and I, and a gate drawn by a thick black line therebetween, and the PMOS transistor of the transfer gate N1 has the electrodes A and J, and a gate drawn by a thick black line therebetween. The NMOS transistors of the transfer gates P1 and N1 have portions corresponding to those electrodes, being extensions down into the NMOS transistor region 22.

[0044] The PMOS transistor of the short-circuiting switch S1 has source and drain electrodes A and U, and a gate drawn by a thick black line therebetween, the PMOS transistor of the short-circuiting switch S3 has the electrodes C and V, and a gate drawn by a thick black line therebetween, and the PMOS transistor of the short-circuiting switch S5 has the electrodes E and W, and a gate drawn by a thick black line therebetween. Likewise, the NMOS transistors of the short-circuiting switches S1, S3 and S5 have portions corresponding to those, in the NMOS transistor region 22. The electrode U is connected to the electrode D through the interconnecting line L1 on a first row, the electrode V is connected to the electrode F through an interconnecting line L4 on a second row, and the electrode W is connected to an interconnecting line L2 on the first row. In Fig. 6, these interconnecting lines L1, L4 and L2, which are in an upper wiring layer, not shown, are simply drawn.

[0045] Since the short-circuiting switches are formed at one side of every other data-bus line, and the interconnecting lines L1, L4 and L2 for connecting the short-circuiting switches are arranged only on the first and second rows between the PMOS transistor region 21 and the NMOS transistor region 22, in such a way that the density of interconnecting lines is nearly uniform, the area of the circuit 20 can be narrowed and the output terminals T1 to T6, which are considered to be part of the respective data-bus lines, can be arranged with a high density.

[0046] Referring back to Fig. 5, positive-polarity voltage selectors PS1 to PS3 are shown, each of which selects one of a range of positive-polarity gradation voltages VP31 to VP0 according to the corresponding output value of respective registers R1, R3 and R5, to apply it to the corresponding positive-polarity voltage buffer amplifier PB1 to PB3. Likewise, each of the negative-polarity voltage selectors NS1 to NS3 selects one of the negative-polarity gradation voltages VN31 to VN0 according to the corresponding output values of respective registers R2, R4 and R6 and applies it to the corresponding negative-polarity voltage buffer amplifier NB1 to NB3. A latch signal LT is provided for the clock inputs of the registers R1 to R6.

[0047] Fig. 7 is a waveform diagram showing the operation of the output stage of Fig. 5.

[0048] The latch signal LT is a pulse issued in each cycle of 1 'H', and pixel data are latched into the registers R1 to R6 on the rise of each pulse. During each pulse period of the latch signal LT, the transfer gates P1 to P6 and N1 to N6 stay off, and a high-impedance state arises between the voltage buffer amplifiers and the output ter-

minals. In this period, the short-circuiting switches S1, S3 and S5 are turned on, and thereby the voltages of the terminals connected by the short-circuiting switches are averaged.

5 [0049] The invention is not, of course, limited to the embodiments shown, and many modifications are possible within the scope of the appended claims. For example, the voltage buffer amplifiers may be respective source follower circuits. Further, a data driver may be
10 formed in one piece with an LCD panel by employing thin-film transistors.

Claims

15 1. A data driver for a colour display device having an array of data-bus lines (D1-D12), each data-bus line relating to one of a plurality of display colours, the data driver comprising voltage-buffer amplifiers (B1-B12) each for outputting an analog gradation voltage, these analog gradation voltages in operation
20 being applied to the said data-bus lines in such a way that the voltage polarities of a data-bus line concerned with a given display colour and the next data-bus line concerned with the same display colour are opposite to each other, the data driver further comprising:

short-circuiting switches (S1-S11) connected between pairs of data-bus lines next to each other that are concerned with the same display colour; and

a control circuit (13) adapted to close the short-circuiting switches when the outputs of the voltage-buffer amplifiers, or points in the signal path between the voltage-buffer amplifiers and the respective data-bus lines, are in a high-impedance state;

wherein the short-circuiting switches are connected through interconnecting lines (L1-L6) arranged in first and second rows, extending across the data-bus lines, in a staggered configuration.

45 2. A data driver according to claim 1, wherein, within each of the said first and second rows, one end of each of adjacent ones of the short-circuiting switches (S1, S5) is connected to a respective one of a pair (D4, D5) of adjacent data-bus lines.

50 3. A data driver according to claim 2, wherein the short-circuiting switches (U-A; V-C; W-E) are formed at one side of every other data-bus line.

55 4. A data driver according to any preceding claim, wherein the voltage buffer amplifiers comprise positive-polarity voltage buffer amplifiers (PB1-PB3) and negative-polarity voltage buffer amplifiers (NB1-

NB3).

5. A data driver according to claim 4, wherein each adjacent pair of voltage buffer amplifiers comprises a positive-polarity voltage buffer amplifier and a negative-polarity voltage buffer amplifier, and a set of changeover switches (P1,N1; P2,N2) is connected between the voltage buffer amplifier and its output, the switches being constituted by transfer gates each comprising a PMOS transistor and an NMOS transistor, connected to each other, an electrode (A, C, E) of the PMOS transistor of the transfer gate in the changeover switch being shared with an electrode of the PMOS transistor of the corresponding short-circuiting switch.
6. A data driver according to any preceding claim, wherein each of the said short-circuiting switches comprises an NMOS transistor and a PMOS transistor connected in parallel to the said NMOS transistor.
7. A data driver according to any of claims 4 to 6, wherein the NMOS transistors are formed in a third row and the PMOS transistors in a fourth row, and the interconnecting lines of the first and second rows are formed in a region between the said third and fourth rows.
8. A liquid-crystal display device comprising:
 - a data driver according to any preceding claim;
 - an LCD panel having a plurality of data-bus lines and a plurality of scan-bus lines; and
 - a scan driver connected to the said plurality of scan-bus lines.

Patentansprüche

1. Datentreiber für eine Farbanzeigevorrichtung, die ein Array von Datenbusleitungen (D1-D12) hat, wobei sich jede Datenbusleitung auf eine von einer Vielzahl von Anzeigefarben bezieht, welcher Datentreiber Spannungspufferverstärker (B1-B12) jeweils zum Ausgeben einer analogen Gradationsspannung hat, wobei diese analogen Gradationsspannungen in Betrieb auf die Datenbusleitungen in solch einer Weise angewendet werden, dass die Spannungspolaritäten einer Datenbusleitung, die eine gegebene Anzeigefarbe betrifft, und der nächsten Datenbusleitung, die dieselbe Anzeigefarbe betrifft, zueinander entgegengesetzt sind, wobei der Datentreiber ferner umfasst:

Kurzschlusschalter (S1-S11), die zwischen Paaren von nebeneinanderliegenden Datenbusleitungen verbunden sind, die dieselbe An-

zeigefarbe betreffen; und
eine Steuerschaltung (13), die dafür aufgelegt ist, um die Kurzschlusschalter zu schließen, wenn die Ausgaben der Spannungspufferverstärker, oder Punkte in dem Signalweg zwischen den Spannungspufferverstärkern und den jeweiligen Datenbusleitungen, in einem hohen Impedanzzustand sind;
bei dem die Kurzschlusschalter durch Zwischenverbindungsleitungen (L1-L6) verbunden sind, die in ersten und zweiten Reihen, die sich quer über die Datenbusleitungen erstrecken, in einer versetzten Konfiguration angeordnet sind.

2. Datentreiber nach Anspruch 1, bei dem innerhalb jeder der ersten und zweiten Reihen ein Ende eines jeden von benachbarten der Kurzschlusschalter (S1, S5) mit einer jeweiligen von einem Paar (D4, D5) von benachbarten Datenbusleitungen verbunden ist.
3. Datentreiber nach Anspruch 2, bei dem die Kurzschlusschalter (U-A; V-C; W-E) auf einer Seite jeder zweiten Datenbusleitung gebildet sind.
4. Datentreiber nach einem vorhergehenden Anspruch, bei dem die Spannungspufferverstärker Spannungspufferverstärker für positive Polarität (PB1-PB3) und Spannungspufferverstärker für negative Polarität (NB1-NB3) umfassen.
5. Datentreiber nach Anspruch 4, bei dem jedes benachbarte Paar von Spannungspufferverstärkern einen Spannungspufferverstärker für positive Polarität und einen Spannungspufferverstärker für negative Polarität umfasst und ein Satz von Umschaltern (P1,N1; P2,N2) zwischen dem Spannungspufferverstärker und seinem Ausgang verbunden ist, welche Schalter aus Transferelementen gebildet sind, die jeweils einen PMOS-Transistor und einen NMOS-Transistor umfassen, die miteinander verbunden sind, wobei eine Elektrode (A, C, E) des PMOS-Transistors des Transferelementes im Umschalter mit einer Elektrode des PMOS-Transistors des entsprechenden Kurzschlusschalters gemeinsam ist.
6. Datentreiber nach einem vorhergehenden Anspruch, bei dem jeder der Kurzschlusschalter einen NMOS-Transistor und einen PMOS-Transistor umfasst, der mit dem NMOS-Transistor parallel verbunden ist.
7. Datentreiber nach einem der Ansprüche 4 bis 6, bei dem die NMOS-Transistoren in einer dritten Reihe und die PMOS-Transistoren in einer vierten Reihe gebildet sind und die Zwischenverbindungsleitungen der ersten und zweiten Reihen in einer Region zwischen den dritten und vierten Reihen gebildet

sind.

8. Flüssigkristallanzeigevorrichtung umfassend:

einen Datentreiber nach einem vorhergehenden Anspruch;
eine LCD-Tafel mit einer Vielzahl von Datenbusleitungen und einer Vielzahl von Abtastbusleitungen; und
einen Abtasttreiber, der mit der Vielzahl von Abtastbusleitungen verbunden ist.

Revendications

1. Pilote de données pour un dispositif d'affichage couleur comprenant une matrice de lignes de bus de données (D1-D12), chaque ligne de bus de données se rapportant à l'une d'une pluralité de couleurs d'affichage, le pilote de données comprenant des amplificateurs à étage tampon de tension (B1-B12), chaque amplificateur servant à délivrer en sortie une tension de gradation analogique, ces tensions de gradation analogiques, à l'utilisation, étant appliquées sur lesdites lignes de bus de données de telle sorte que les polarités de tension d'une ligne de bus de données se rapportant à une couleur d'affichage donnée et la ligne de bus de données suivante se rapportant à la même couleur d'affichage sont opposées l'une par rapport à l'autre, le pilote de données comprenant par ailleurs :

des interrupteurs de court-circuit (S1-S11) connectés entre des paires de lignes de bus de données adjacentes les unes aux autres qui se rapportent à la même couleur d'affichage ; et
un circuit de commande (13) adapté pour fermer les interrupteurs de court-circuit lorsque les sorties des amplificateurs à étage tampon de tension ou des points dans le chemin de signal entre les amplificateurs à étage tampon de tension et les lignes de bus de données respectives se trouvent dans un état d'impédance élevée ;
dans lequel les interrupteurs de court-circuit sont connectés via des lignes d'interconnexion (L1-L6) disposées dans des première et deuxième rangées, qui s'étendent sur l'ensemble des lignes de bus de données, selon une configuration étagée.

2. Pilote de données selon la revendication 1, dans lequel, à l'intérieur de chacune desdites première et deuxième rangées, l'une des extrémités de chacun d'interrupteurs de courts-circuits adjacents (S1, S5) est connectée à l'une respective d'une paire (D4, D5) de lignes de bus de données adjacentes.

3. Pilote de données selon la revendication 2, dans le-

quel les interrupteurs de court-circuit (U-A ; V-C ; W-E) sont formés sur l'un des côtés d'une ligne de bus de données sur deux.

4. Pilote de données selon l'une quelconque des revendications précédentes, dans lequel les amplificateurs à étage tampon de tension comprennent des amplificateurs à étage tampon de tension de polarité positive (PB1-PB3) et des amplificateurs à étage tampon de tension de polarité négative (NB1-NB3).

5. Pilote de données selon la revendication 4, dans lequel chaque paire adjacente d'amplificateurs à étage tampon de tension comprend un amplificateur à étage tampon de tension de polarité positive et un amplificateur à étage tampon de tension de polarité négative, et un ensemble de commutateurs (P1, N1 ; P2, N2) est connecté entre l'amplificateur à étage tampon de tension et sa sortie, les commutateurs étant constitués par des grilles de transfert qui comprennent chacune un transistor PMOS et un transistor NMOS qui sont connectés l'un à l'autre, une électrode (A, C, E) du transistor PMOS de la grille de transfert du commutateur étant partagée par une électrode du transistor PMOS de l'interrupteur de court-circuit correspondant.

6. Pilote de données selon l'une quelconque des revendications précédentes, dans lequel chacun desdits interrupteurs de court-circuit comprend un transistor NMOS et un transistor PMOS qui est connecté en parallèle au dit transistor NMOS.

7. Pilote de données selon l'une quelconque des revendications 4 à 6, dans lequel les transistors NMOS sont formés dans une troisième rangée et les transistors PMOS sont formés dans une quatrième rangée, et les lignes d'interconnexion des première et deuxième rangées sont formées dans une région entre les troisième et quatrième rangées.

8. Dispositif d'affichage à cristaux liquides comprenant :

un pilote de données selon l'une quelconque des revendications précédentes ;
un panneau LCD comprenant une pluralité de lignes de bus de données et une pluralité de lignes de bus de balayage ; et
un pilote de balayage connecté à ladite pluralité de lignes de bus de balayage.

FIG.1





FIG.2(A)

+	−	+	−	+	−
−	+	−	+	−	+
+	−	+	−	+	−
−	+	−	+	−	+

FIG.2(B)

−	+	−	+	−	+
+	−	+	−	+	−
−	+	−	+	−	+
+	−	+	−	+	−

FIG.3



11


FIG.4

FIG.5




FIG. 6




FIG.7




FIG.8
prior art




FIG.9
prior art




FIG.10
prior art





FIG.11
prior art



REFERENCES CITED IN THE DESCRIPTION

This list of references cited by the applicant is for the reader's convenience only. It does not form part of the European patent document. Even though great care has been taken in compiling the references, errors or omissions cannot be excluded and the EPO disclaims all liability in this regard.

Patent documents cited in the description

- JP 10282940 A [0007]
- US 5528256 A [0010]
- JP 10133174 A [0010]
- JP 9159992 A [0010]
- US 6064363 A [0010]

专利名称(译)	用于液晶显示器件的点反转数据驱动器，具有降低的功耗		
公开(公告)号	EP1202245B1	公开(公告)日	2011-10-05
申请号	EP2001304785	申请日	2001-05-31
[标]申请(专利权)人(译)	富士通株式会社		
申请(专利权)人(译)	FUJITSU LIMITED		
当前申请(专利权)人(译)	富士通半导体有限公司		
[标]发明人	UDO SHINYA C O FUJITSU LIMITED KOKUBUN MASATOSHI C O FUJITSU LIMITED		
发明人	UDO, SHINYA, C/O FUJITSU LIMITED KOKUBUN, MASATOSHI, C/O FUJITSU LIMITED		
IPC分类号	G09G3/36 G02F1/133 G09G3/20		
CPC分类号	G09G3/3685 G09G3/3607 G09G3/3614 G09G2310/0248 G09G2310/0297 G09G2330/023		
优先权	2000333517 2000-10-31 JP		
其他公开文献	EP1202245A3 EP1202245A2		
外部链接	Espacenet		

摘要(译)

在由点反转驱动型数据驱动器10A驱动的LCD中，电压缓冲放大器B1至B12的输出连接到LC面板的各个数据总线D1至D12。数据总线传输不同的颜色信号；短路开关S1，S3，S5，S7，S9和S11连接在具有相同显示颜色的连续数据总线对之间，并且用于开关的互连线L1，L2，L4以交错配置排列。第一行和第二行。这些短路开关可以在每隔一条数据总线的一侧以节省空间的方式形成，并且当电压缓冲放大器的输出处于高阻抗状态时，即由控制电路13接通。消隐期。

