



(11) **EP 1 069 463 A3**

(12) **EUROPEAN PATENT APPLICATION**

(88) Date of publication A3:
04.08.2004 Bulletin 2004/32

(51) Int Cl.⁷: **G02F 1/1343, G02F 1/1368**

(43) Date of publication A2:
17.01.2001 Bulletin 2001/03

(21) Application number: **00305778.3**

(22) Date of filing: **07.07.2000**

(84) Designated Contracting States:
AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU
MC NL PT SE
 Designated Extension States:
AL LT LV MK RO SI

(71) Applicant: **ALPS ELECTRIC CO., LTD.**
Ota-ku Tokyo 145 (JP)

(72) Inventor: **Nakano, Akira, Alps Electric Co. Ltd.**
Tokyo 145 (JP)


(30) Priority: **15.07.1999 JP 20168899**
22.11.1999 JP 33205399

(74) Representative: **Kensett, John Hinton**
Saunders & Dolleymore,
9 Rickmansworth Road
Watford, Hertfordshire WD18 0JU (GB)

(54) **Active matrix type liquid crystal display**

(57) In an active matrix type liquid crystal display, there will be provided a liquid crystal display capable of preventing flickers from occurring even if the same potential may be applied to an opposite electrode without dividing an opposite electrode between a main display area (30) and a sub-display area (31) having pixel areas different in size respectively. On the surface of a TFT array substrate (40), a plurality of main scanning lines (1) and signal lines (19) are formed to intersect each other in a matrix shape, and in the vicinity of these intersected portions, there are respectively formed TFTs having gate electrodes connected to the scanning lines, pixel electrodes connected to TFTs, and a capacity electrode for forming storage capacity between it and the scanning lines. Also, on the TFT array substrate, there are formed a main display area having pixel areas equal to one another in size, each of the pixel area being enclosed with a plurality of scanning lines and signal lines, and a sub-display area having pixel area different, in size, from the pixel areas in the main display area, and on the opposite substrate, the opposite electrode is formed on the surface on the liquid crystal layer side. A ratio of the minimum space Db between each pixel electrode, the scanning line for driving it and the gate electrode in the sub-display area, to maximum space d between the opposite surfaces of the substrates is set to one or more, to thereby prevent flickers from occurring.

FIG. 1





European Patent
Office

EUROPEAN SEARCH REPORT

Application Number
EP 00 30 5778

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.7)
A	EP 0 673 986 A (HITACHI LTD) 27 September 1995 (1995-09-27) * page 7, line 45 - line 46 * * page 8, line 18 - line 21 * * page 9, line 52 - line 55 * * figure 3A * ----	1,2	G02F1/1343 G02F1/1368
A	PATENT ABSTRACTS OF JAPAN vol. 1998, no. 09, 31 July 1998 (1998-07-31) -& JP 10 104664 A (SHARP CORP), 24 April 1998 (1998-04-24) * abstract * ----	1,2	
P,A	EP 1 006 720 A (ALPS ELECTRIC CO LTD) 7 June 2000 (2000-06-07) * paragraph '0010! * * figure 1 * ----	1,2	
X	EP 0 466 377 A (IBM) 15 January 1992 (1992-01-15) * page 2, line 33 - line 44 * * page 3, line 1 - line 4; figure 4 * ----	3,5, 12-14	TECHNICAL FIELDS SEARCHED (Int.Cl.7) G02F
X	US 4 812 017 A (PIPER WILLIAM W) 14 March 1989 (1989-03-14) * column 2, line 40 - column 3, line 4; figure 1 * ----	3,5,13	
E	EP 1 093 009 A (ALPS ELECTRIC CO LTD) 18 April 2001 (2001-04-18) * paragraph '0017! * -----	3,5,13	
The present search report has been drawn up for all claims			
Place of search MUNICH		Date of completion of the search 7 June 2004	Examiner Petitpierre, O
CATEGORY OF CITED DOCUMENTS X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document			

EPO FORM 1503 03 82 (P04C01)



European Patent
Office

Application Number
EP 00 30 5778

CLAIMS INCURRING FEES

The present European patent application comprised at the time of filing more than ten claims.

- ☐ Only part of the claims have been paid within the prescribed time limit. The present European search report has been drawn up for the first ten claims and for those claims for which claims fees have been paid, namely claim(s):
- ☐ No claims fees have been paid within the prescribed time limit. The present European search report has been drawn up for the first ten claims.

LACK OF UNITY OF INVENTION

The Search Division considers that the present European patent application does not comply with the requirements of unity of invention and relates to several inventions or groups of inventions, namely:

see sheet B

- ☒ All further search fees have been paid within the fixed time limit. The present European search report has been drawn up for all claims.
- ☐ As all searchable claims could be searched without effort justifying an additional fee, the Search Division did not invite payment of any additional fee.
- ☐ Only part of the further search fees have been paid within the fixed time limit. The present European search report has been drawn up for those parts of the European patent application which relate to the inventions in respect of which search fees have been paid, namely claims:
- ☐ None of the further search fees have been paid within the fixed time limit. The present European search report has been drawn up for those parts of the European patent application which relate to the invention first mentioned in the claims, namely claims:



European Patent
Office

LACK OF UNITY OF INVENTION
SHEET B

Application Number
EP 00 30 5778

The Search Division considers that the present European patent application does not comply with the requirements of unity of invention and relates to several inventions or groups of inventions, namely:

1. Claims: 1,2

The essential features of these claims link the spacing between pixel electrodes and scanning lines with the cell gap, independently of (i) the resistance of any of the lines, (ii) the overlap area of scanning and signal lines, (iii) the TFT channel width, or (iv) the pixel storage capacity.

2. Claims: 3-15

The essential features of these claims relate to the difference in (i) line resistance, (ii) overlap area of scanning and signal lines, (iii) TFT channel width, or (iv) pixel storage capacity between the main display area and the sub-display area, independently of the cell gap.

**ANNEX TO THE EUROPEAN SEARCH REPORT
ON EUROPEAN PATENT APPLICATION NO.**

EP 00 30 5778

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report. The members are as contained in the European Patent Office EDP file on
The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

07-06-2004

Patent document cited in search report		Publication date	Patent family member(s)	Publication date
EP 0673986	A	27-09-1995	CN 1126348 A ,B	10-07-1996
			DE 69530953 D1	10-07-2003
			DE 69530953 T2	19-05-2004
			EP 1070753 A2	24-01-2001
			EP 0673986 A2	27-09-1995
			JP 7306417 A	21-11-1995
			US 6011606 A	04-01-2000
			US 2002039162 A1	04-04-2002
			US 2003201422 A1	30-10-2003
JP 10104664	A	24-04-1998	US 6603524 B1	05-08-2003
			US 6147722 A	14-11-2000
EP 1006720	A	07-06-2000	JP 2000175131 A	23-06-2000
			EP 1006720 A1	07-06-2000
			KR 2000047737 A	25-07-2000
			US 6515643 B1	04-02-2003
EP 0466377	A	15-01-1992	JP 4066918 A	03-03-1992
			JP 6100757 B	12-12-1994
			CA 2046358 A1	10-01-1992
			DE 69110206 D1	13-07-1995
			DE 69110206 T2	07-12-1995
			EP 0466377 A2	15-01-1992
			US 5235448 A	10-08-1993
US 4812017	A	14-03-1989	DE 3843494 A1	06-07-1989
			FR 2625357 A1	30-06-1989
			GB 2213308 A ,B	09-08-1989
			JP 2002585 A	08-01-1990
EP 1093009	A	18-04-2001	JP 2001117072 A	27-04-2001
			CN 1293380 A ,B	02-05-2001
			EP 1093009 A2	18-04-2001
			US 6529257 B1	04-03-2003

EPO FORM P0459

For more details about this annex : see Official Journal of the European Patent Office, No. 12/82

专利名称(译)	有源矩阵型液晶显示器		
公开(公告)号	EP1069463A3	公开(公告)日	2004-08-04
申请号	EP2000305778	申请日	2000-07-07
[标]申请(专利权)人(译)	阿尔卑斯电气株式会社		
申请(专利权)人(译)	ALPS ELECTRIC CO. , LTD.		
当前申请(专利权)人(译)	ALPS ELECTRIC CO. , LTD.		
发明人	NAKANO, AKIRA, ALPS ELECTRIC CO. LTD.		
IPC分类号	G02F1/133 G02F1/1333 G02F1/1343 G02F1/1362 G02F1/1368		
CPC分类号	G02F1/134336 G02F1/136213 G02F1/1368 G02F2001/133388 G02F2201/123		
优先权	1999332053 1999-11-22 JP 1999201688 1999-07-15 JP		
其他公开文献	EP1069463A2		
外部链接	Espacenet		

摘要(译)

在有源矩阵型液晶显示器，有将提供一种能够防止闪烁的发生，即使相同的电势可以在不分割的主显示区域（30）之间的相对电极被施加到对置电极的液晶显示器和子显示区域（31）具有分别尺寸不同的像素区域。在TFT阵列基板（40）的表面上，多条主扫描线（1）和信号线（19）形成以矩阵形状彼此交叉，并且在这些相交部分的附近，分别有形成的TFT具有连接到扫描线的栅电极，连接到TFT的像素电极，以及用于形成存储的电容电极它与扫描线之间的容量。此外，在TFT阵列基板上，形成具有尺寸彼此相等的像素区域的主显示区域，每个像素区域被多条扫描线和信号线包围，以及具有像素的子显示区域在与主显示区域中的像素区域不同的区域中，在相对基板上，在液晶层侧的表面上形成相对电极。每个像素电极，用于驱动它的扫描线和子显示区域中的栅电极之间的最小空间 D_b 与基板的相对表面之间的最大空间 d 的比率被设定为一个或多个，从而防止闪烁的发生。

