(19) Europäisches Patentamt
European Patent Office
Office européen des brevets

(11) **EP 2 743 911 A1**

(12) EUROPEAN PATENT APPLICATION

(43) Date of publication:
18.06.2014 Bulletin 2014/25

(51) Int Cl.:
G09G 3/36 *(2006.01)*

(21) Application number: **13194276.5**

(22) Date of filing: **25.11.2013**

(84) Designated Contracting States:
AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR
Designated Extension States:
BA ME

(30) Priority: **12.12.2012 CN 201210537327**

(71) Applicants:
- **Boe Technology Group Co. Ltd.**
  Beijing 100015 (CN)
- **Beijing BOE Display Technology Co., Ltd.**
  Beijing 100176 (CN)

(72) Inventor: **Wang, Zheng**
100176 Beijing (CN)

(74) Representative: **Klunker . Schmitt-Nilson . Hirsch**
Patentanwälte
Destouchesstrasse 68
80796 München (DE)

(54) Display driving circuit, display driving method, array substrate and display apparatus

(57) Provided is a display driving circuit comprising *N* gate driving units for being connected to *N* gate lines on an array substrate respectively, as well as a timing control unit, *n* pre-charging units and *n* scanning control units, the *N* gate driving units, the *n* pre-charging units and the *n* scanning control units are all connected to the timing control unit. Further provided is a display driving method, an array substrate and a display apparatus. According to embodiments of the present disclosure, a time period for liquid crystal molecule being deflected to accurate positions corresponding to desired grayscale will be reduced when a voltage to be charged is supplied on the liquid crystal molecule, thereby accommodating a higher refresh frequency.



Fig.1

EP 2 743 911 A1

Description

TECHNICAL FIELD OF THE DISCLOSURE

[0001] The present disclosure relates to a field of display technology, and particularly to a display driving circuit, a display driving method, an array substrate and a display apparatus.

BACKGROUND

[0002] In a conventional liquid crystal panel, gates of thin film transistors (TFTs) are scanned by a gate driver, and pixel electrodes are charged through data lines. Liquid crystal molecules are deflected under an effect of the pixel electrical field so as to generate optical rotations, which is a display principle for a liquid crystal display. In a case that a refresh frequency is higher and higher, a time period of a frame reduces and a charging time for the TFT reduces accordingly, wherein a response time of liquid crystal molecules is on the order of millisecond. Taking a refresh frequency 120Hz of a full high definition (FHD) resolution 1920×1080 as an example, a time period of each frame is 8.3ms, and a turning-on time of each row is 8.3/1080=7.68μs. A scanning backlight technology is usually adopted in a shutter glass 3D display mode, and in order to reduce a crosstalk phenomenon, the backlight is turned on only when the liquid crystal molecules deflect to desired corresponding grayscales. A high refresh frequency will cause that the charging time for the TFT becomes shorter, and the time required for deflecting from one grayscale to another grayscale of the liquid crystal molecules, that is, the response time of the liquid crystal molecules is too long, both of which will cause that the crosstalk phenomenon becomes more severe.

SUMMARY

Technical Problem To Be Solved

[0003] A technical problem to be solved in the present disclosure is how to shorten the response time of the liquid crystal molecules to accommodate the higher refresh frequency.

Technical Solution

[0004] In order to solve the above technical problem, a display driving circuit is provided in embodiments of the present disclosure, the display driving circuit comprises *N* gate driving units for being connected to *N* gate lines on an array substrate, respectively, and the display driving circuit further comprises a timing control unit, *n* pre-charging units and *n* scanning control units, wherein the *N* gate driving units, the *n* pre-charging units and the *n* scanning control units are all connected to the timing control unit, *n* represents a number of groups into which the *N* gate lines on the array substrate are divided in advance and is an integer greater than or equal to 2;

[0005] the *n* pre-charging units are connected to the n gate line groups pre-divided on the array substrate, respectively, the timing control unit is used to control the gate driving units to input scanning signals to the gate lines, respectively; the timing control unit is further used to control an i^{th} pre-charging unit to insert a pre-charging signal into an i^{th} gate line group before the scanning signals are input to the gate lines in the i^{th} gate line group and control an i^{th} scanning control unit to pause the input of scanning signals at the same time, the pre-charging signal is used to turn on thin film transistors connected to the gate lines in the gate line group, such that the timing control unit controls the data lines to pre-charge pixel units connected to the thin film transistors, the i^{th} scanning control unit triggers the gate driving unit corresponding to the i^{th} gate line group to input the scanning signals to the gate lines in the gate line group after the insertion is completed, wherein $i = 1,2,\cdots,n$, $0 < n \leq N$.

[0006] Preferably, the display driving circuit further comprises: *N* first switches connected to the timing control unit, and connected to the *N* gate driving units, respectively, the *N* first switches are used to connect the *N* gate driving units to the *N* gate lines, respectively, and the timing control unit is further used to turn off the first switches when the i^{th} pre-charging unit inserts the pre-charging signal into the i^{th} gate line group and turn on the first switches when the gate driving units input the scanning signals.

[0007] Preferably, the first switches are MOS transistors, each of the MOS transistors has a gate connected to the timing control unit, a source and a drain thereof are connected to a corresponding gate driving unit and a corresponding gate line, respectively.

[0008] Preferably, the display driving circuit further comprises: *n* second switches connected to the timing control unit, and connected to the n pre-charging units, respectively, the n second switches are used to connect the *n* pre-charging units to the n gate line groups respectively, the timing control unit is further used to turn off the second switches when the gate driving units input the scanning signals and turn on the second switches when the pre-charging units input the pre-charging signals.

[0009] Preferably, the second switches are MOS transistors each of the MOS transistors has a gate connected to the timing control unit, a source and a drain thereof are connected to a corresponding pre-charging unit and a corresponding gate line, respectively.

[0010] Preferably, the display driving circuit further comprises a backlight driving unit connected to the timing control unit, the timing control unit is further used to control the backlight driving unit to drive an i^{th} backlight source to emit light after the scanning of the gate lines in the i^{th} gate line group are completed, and a $((i+1) \bmod n)^{th}$ pre-charging unit is turned on after the i^{th} backlight source emits light.

[0011] In the embodiments of the present disclosure, there is also provided a display apparatus comprising

any display driving circuit as described above.

[0012] In the embodiments of the present disclosure, there is also provided an array substrate comprising N gate lines being divided into n groups, the array substrate further comprises any display driving circuit as described above, the *N* gate driving units are connected to the N gate lines, respectively, and the *n* pre-charging units are connected to the n gate line groups, respectively, wherein n is an integer greater than or equal to 2.

[0013] Preferably, numbers of gate lines in each of the n gate line groups are same.

[0014] In the embodiments of the present disclosure, there is further provided a display apparatus comprising above described array substrate.

[0015] In the embodiments of the present disclosure, there is further provided a display driving method comprising steps of:

[0016] S1: pre-charging pixel units controlled by gate lines in an i^{th} gate line group and stopping inputting scanning signals to the gate lines at the same time;

[0017] S2: scanning the gate lines in the i^{th} gate line group sequentially after the pre-charging to the i^{th} gate line group is completed;

[0018] S3: setting *i* to ((*i*+1)mode n) after the scanning of the gate lines in the i^{th} gate line group is completed, wherein n is a number of the gate line groups;

[0019] performing the steps of S1 to S3 repeatedly to display a picture.

[0020] Preferably, in the step S3, after the scanning of the gate lines in the i^{th} gate line group is completed, a backlight source corresponding to the i^{th} gate line group is turned on, and *i* is set to ((*i*+1) mod *n*) after the backlight source is turned on.

Benefit Effect

[0021] The display driving circuit according to the embodiments of the present disclosure inserts black levels to pixels in a region according to a region division before charging the pixels, that is, supplies a pre-charging voltage to TFTs in the region according to the region division, the liquid crystal molecule will be deflected at first under such pre-charging voltage, so that the time required for deflecting to an accurate position corresponding to a desired grayscale of the liquid crystal molecule will be reduced when the voltage to be charged is supplied on the liquid crystal molecule, thereby may accommodate a higher refresh frequency.

BRIEF DESCRIPTION OF THE DRAWINGS

[0022]

Fig. 1 is a schematic structure diagram of a display driving circuit according to an embodiment of the present disclosure;

Fig.2 is a schematic structure diagram of connection between the display driving circuit as shown in Fig. 1 and gate lines on an array substrate;

Fig.3 is a timing chart of signals as driving to display; and

Fig.4 is a flowchart of a display driving method according to an embodiment of the present disclosure.

DETAILED DESCRIPTION

[0023] Particular implementations of the present disclosure will be described below in detail in combination with the accompanying drawings and the embodiments of the present disclosure, which are only illustrative and give no limitation to the scope of the present disclosure.

[0024] As shown in Fig.1, a display driving circuit according to an embodiment of the present disclosure comprises *N* gate driving units 100 connected to *N* gate lines on an array substrate, respectively, and further comprises a timing control unit 200, *n* pre-charging units 300 and *n* scanning control units 400. The *N* gate driving units 100, the *n* pre-charging units 300 and the *n* scanning control units 400 are all connected to the timing control unit 200, wherein *n* represents a number of groups into which the *N* gate lines on the array substrate are divided in advance and is an integer greater than or equal to 2. That is to say, the *N* gate lines on the array substrate are divided into *n* groups, for example, taking a television with 120Hz and a FDH resolution as an example, both the numbers of the gate driving units 100 and the number of the gate lines are 1080, then the 1080 gate lines are divided into four groups, each of which comprises 270 gate lines.

[0025] The n pre-charging units 300 are connected to the n gate line groups divided in advance on the array substrate, respectively, the timing control unit 200 is used to control the gate driving units 100 to input scanning signals to the gate lines; the timing control unit 200 is further used to control an i^{th} pre-charging unit 300 to insert a pre-charging signal to an i^{th} gate line group before the scanning signals are input to the gate lines in the i^{th} gate gate line group, and control an i^{th} scanning control unit 400 to pause the input of scanning signals at the same time. The pre-charging signal is used to turn on thin film transistors connected to the gate lines in the gate line group on the array substrate, thus the timing control unit controls the data lines to pre-charge pixel units connected to the thin film transistors, such that liquid crystal molecules are deflected at first under an effect of a pre-charging voltage corresponding to the pre-charging signal. The controlling of the timing control unit on the data lines may be implemented by controlling driving units of the data lines.

[0026] After the insertion of the pre-charging signal is completed, the i^{th} scanning control unit 400 triggers the gate driving units 100 corresponding to the i^{th} gate line group to input scanning signals to the gate lines in the i^{th} gate line group, respectively, wherein $i = 1,2,\cdots,n$, $0 < n \leq N$.

[0027] The display driving circuit according to the em-

bodiments of the present disclosure inserts black levels to pixels in a region according to a region division before charging the pixels, that is, supplies a pre-charging voltage to TFTs in the region according to the region division, the driving timing is as illustrated in Fig.2. The liquid crystal molecules will be deflected at first under such pre-charging voltage, and then an actual charging voltage is applied to the liquid crystal molecule in order to make the liquid crystal molecule deflect to an accurate position corresponding to a desired grayscale, so that a response time of the liquid crystal molecule is reduced, thereby may accommodate a higher refresh frequency.

[0028] Since the gate driving unit 100 is usually a shift register and is connected to the gate line together with the pre-charging unit 300, the pre-charging process performed by the pre-charging unit 300 will affect an operation of the shift register. Therefore, in an example, the display driving circuit according to the embodiment of the present disclosure further comprises: *N* first switches 500 connected to the timing control unit 200 and connected to the *N* gate driving units 100, respectively, the N.first switches 500 are used to connect the *N* gate driving units 100 to the *N* gate lines respectively. The timing control unit 200 is further used to turn off all of the first switches 500 when the i^{th} pre-charging unit 300 inserts the pre-charging signal into the i^{th} gate line group and turn on all of the first switches 500 when the gate driving units 100 input the scanning signals.

[0029] The first switches 500 may be MOS transistors, each of the MOS transistor has a gate connected to the timing control unit 200, and a source and a drain thereof are connected to a corresponding gate driving unit 100 and a corresponding gate line, respectively.

[0030] In an example, the pre-charging unit 300 may be a controller with a one-way structure and also may be a shift register. If the pre-charging unit 300 is a shift register, the display driving circuit according to the embodiment of the present disclosure may further comprise: *n* second switches (not shown) connected to the timing control unit 200 and connected to the *n* pre-charging units 300, respectively, the *n* second switches are used to connect the *n* pre-charging units 300 to the *n* gate line groups, respectively. That is, the *n* second switches are connected between the *n* pre-charging units 300 and the *n* gate line groups, respectively, and are used to control connections or disconnections between the pre-charging units 300 and the respective gate line groups under the control of the timing control unit 200. The timing control unit 200 is further used to turn off the second switches when the gate driving units 100 input the scanning signals and turn on the second switches when the pre-charging units 300 input the pre-charging signals.

[0031] The second switches may be MOS transistors, each of the MOS transistors has a gate connected to the timing control unit 200, a source and a drain thereof are connected to a corresponding pre-charging unit 300 and a corresponding gate line on the array substrate respectively.

[0032] For a shutter 3D display, in an example, the display driving circuit according to the embodiment of the present disclosure may further comprise a backlight driving unit 600 connected to the timing control unit 200. The timing control unit is further used to control the backlight driving unit to drive an i^{th} backlight source to emit light after the the scanning of the gate lines in the i^{th} gate line group is completed, a $((i+1) \bmod n)^{th}$ pre-charging unit is turned on after the i^{th} backlight source emits light.

[0033] Since the backlight source is turned on after the response of the liquid crystal molecules are completed, for a same refresh period, shorter the response time of the liquid crystal molecules is, longer the turn-on period of the backlight source is and higher the luminance of the displayed picture may be. In addition, shorter the response period of the liquid crystal molecules is, smaller the crosstalk phenomenon is correspondingly.

[0034] The display driving circuit according to the present disclosure may be manufatured on the array substrate by a Gate Drive on Array (GOA) technology. As shown in Fig.3, the array substrate comprises N gate lines 700 being divided into n groups, as well as the above described display driving circuit. The N gate driving units 100 are connected to the *N* gate limes 700 respectively, and the n pre-charging units 300 are connected to the *n* gate line groups respectively.

[0035] In order to make the luminance of displayed pictures more even, numbers of the gate lines in each of the *n* gate line groups may be same.

[0036] A display driving method of the above display driving circuit is shown in Fig.4 and comprises steps of:

[0037] At step S401: pre-charging pixel units controlled by gate lines in an i^{th} gate line group and stopping inputting scanning signals to the gate lines at the same time;

[0038] At step S402: scanning the gate lines in the i^{th} gate line group sequentially after the pre-charging to the i^{th} gate line group is completed;

[0039] At step S403: setting *i* to ((*i*+1)mode n) after the scanning of the gate lines in the i^{th} gate line group is completed. When (*i*+1)mode *n* =0, that is, a frame has been completely scanned, the scanning of a next frame may be started.

[0040] Steps of S401 to S403 are repeatedly performed to display a picture.

[0041] For a shutter 3D display, in the step S403, after the scanning of the gate lines in the i^{th} gate line group is completed, the backlight source corresponding to the i^{th} gate line group is turned on, and *i* is set to ((*i*+1) mod *n*) after the backlight source is turned on.

[0042] In the embodiments of the present disclosure, there is further provided a display apparatus comprising the above display driving circuit or the above array substrate. The display apparatus may be a liquid crystal display (LCD) panel, a liquid crystal display television (LCD TV), a liquid crystal display (LCD) monitor, a digital photo frame, a mobile phone, a tablet PC and other product or part having a display function.

[0043] The above descriptions are only for illustrating

the embodiments of the present disclosure, and in no way limit the scope of the present disclosure. It will be obvious that those skilled in the art may make modifications, variations and equivalences to the above embodiments without departing the spirit and scope of the present disclosure as defined by the following claims. Such variations and modifications are intended to be comprised within the spirit and scope of the present disclosure.

Claims

1. A display driving circuit comprising *N* gate driving units for being connected to *N* gate lines on an array substrate, respectively, wherein the display driving circuit further comprises a timing control unit, *n* pre-charging units and *n* scanning control units, the *N* gate driving units, the *n* pre-charging units and the *n* scanning control units are all connected to the timing control unit, *n* represents a number of groups into which the *N* gate lines on the array substrate are divided in advance and is an integer greater than or equal to 2;
the *n* pre-charging units are connected to the *n* gate line groups pre-divided on the array substrate, respectively, the timing control unit is used to control the gate driving units to input scanning signals to the gate lines, respectively; the timing control unit is further used to control an i^{th} pre-charging unit to insert a pre-charging signal into an i^{th} gate line group before the scanning signals are input to the gate lines in the i^{th} gate line group and control an i^{th} scanning control unit to pause the input of scanning signals at the same time, the pre-charging signal is used to turn on thin film transistors connected to the gate lines in the i^{th} gate line group, such that the timing control unit controls data lines to pre-charge pixel units connected to the thin film transistors, the i^{th} scanning control unit triggers the gate driving units corresponding to the i^{th} gate line group to input the scanning signals to the gate lines in the gate line group after the insertion is completed, wherein $i = 1,2,\cdots,n$, $0 < n \leq N$.

2. The display driving circuit of claim 1, further comprises N first switches connected to the timing control unit and connected to the N gate driving units, respectively, the *N* first switches are used to connect the N gate driving units to the *N* gate lines, respectively, and the timing control unit is further used to turn off the first switches when the i^{th} pre-charging unit inserts the pre-charging signal into the i^{th} gate line group and turn on the first switches when the gate driving units input the scanning signals.

3. The display driving circuit of claim 2, wherein the first switches are MOS transistors, each of the MOS transistor has a gate connected to the timing control unit, a source and a drain thereof are connected to a corresponding gate driving unit and a corresponding gate line, respectively.

4. The display driving circuit of any one of claims 1-3, further comprises *n* second switches connected to the timing control unit and connected to the *n* pre-charging units, respectively, the *n* second switches are used to connect the *n* pre-charging units to the *n* gate line groups, respectively, the timing control unit is further used to turn off the second switches when the gate driving units input the scanning signals and turn on the second switches when the pre-charging units input the pre-charging signals.

5. The display driving circuit of claim 4, wherein the second switches are MOS transistors, each of the MOS transistors has a gate connected to the timing control unit, a source and a drain thereof are connected to a corresponding pre-charging unit and a corresponding gate line, respectively

6. The display driving circuit of any one of claims 1-5, further comprises a backlight driving unit connected to the timing control unit, and the timing control unit is further used to control the backlight driving unit to drive an i^{th} backlight source to emit light after the the scanning of the gate lines of the i^{th} gate line group is completed, a $((i+1) \bmod n)^{th}$ pre-charging unit is turned on after the i^{th} backlight source emits light.

7. A display apparatus comprising the display driving circuit of any one of claims 1-6.

8. An array substrate comprising *N* gate lines being divided into n groups, wherein the array substrate further comprises the display driving circuit of any one of claims 1-6, the *N* gate driving units are connected to the *N* gate lines, respectively, and the *n* pre-charging units are connected to the *n* gate line groups, respectively, wherein n is an integer greater than or equal to 2.

9. The array substrate of claim 8, wherein numbers of the gate lines in each of the *n* gate line groups are same.

10. A display apparatus comprising the array substrate of any one of claims 8-9.

11. A display driving method comprising steps of:

S 1: pre-charging pixel units controlled by gate lines in an i^{th} gate line group and stopping inputting scanning signals to the gate lines at the same time;
S2: scanning the gate lines in the i^{th} gate line

group sequentially after the pre-charging to the i^{th} gate line group is completed;
S3: setting i to ((i+1)mode n) after the scanning of the gate lines in the i^{th} gate line group is completed, wherein n is the number of the gate line groups;
performing the steps of S1 to S3 repeatedly to display a picture.

12. The display driving method of claim 11, wherein in the step S3, after the completion of the scanning of the gate lines in the i^{th} gate line group, the backlight corresponding to the i^{th} gate line group is turned on, and i is set to ((i+1) mod n) after the backlight is turned on.


backlight driving unit
600
timing control unit
200
100
gate driving unit 1
gate driving unit 2
gate driving unit n
500
scanning control unit 1
gate driving unit n+1
gate driving unit n+2
gate driving unit 2n
scanning control unit 2
400
gate driving unit N-n+1
gate driving unit N-n+2
gate driving unit N
scanning control unit n
300
pre-charging unit 1
pre-charging unit 2
pre-charging unit n

Fig.1



Fig.2


backlight driving unit
600
timing control unit
200
100
300
gate driving unit 1
pre-charging unit 1
gate driving unit 2
gate driving unit n
500
scanning control unit 1
gate driving unit n+1
pre-charging unit 2
gate driving unit n+2
gate driving unit 2n
700
scanning control unit 2
400
gate driving unit N-n+1
pre-charging unit n
gate driving unit N-n+2
gate driving unit N
scanning control unit n

Fig.3


pre-charging pixel units controlled by gate lines in an i^{th} gate line group and stopping inputting scanning signals to the gate lines at the same time
S401
scanning the gate lines in the i^{th} gate line group sequentially after the pre-charging to the i^{th} gate line group is completed
S402
setting i to ((i+1)mode n) after the scanning of the gate lines in the i^{th} gate line group is completed
S403

Fig.4

Europäisches Patentamt
European Patent Office
Office européen des brevets

EUROPEAN SEARCH REPORT

Application Number
EP 13 19 4276

DOCUMENTS CONSIDERED TO BE RELEVANT

Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (IPC)
A	JP 2011 203742 A (PANASONIC CORP) 13 October 2011 (2011-10-13) * paragraphs [0020] - [0021], [0026], [0075], [0079] - [0083]; figures 5,8,9 *	1-12	INV. G09G3/36
A	US 2007/296682 A1 (HWANG IN JAE [KR]) 27 December 2007 (2007-12-27) * paragraphs [0013] - [0014], [0068], [0071], [0078] - [0079]; figures 3,4,9,10 *	1-12	
A	US 2004/041760 A1 (TSUMURA MAKOTO [JP] ET AL) 4 March 2004 (2004-03-04) * paragraphs [0004], [0020], [0034], [0084], [0085], [0098], [0128], [0129], [0130]; figures 6,12 *	6,12	
A	US 2010/134523 A1 (LEBRUN HUGUES [FR] ET AL) 3 June 2010 (2010-06-03) * paragraphs [0062] - [0064]; figure 4 *	1-12	TECHNICAL FIELDS SEARCHED (IPC)
A	US 2005/174865 A1 (WASHIO HAJIME [JP] ET AL) 11 August 2005 (2005-08-11) * paragraphs [0003] - [0005] *	1-12	G09G

The present search report has been drawn up for all claims

Place of search	Date of completion of the search	Examiner
Munich	7 February 2014	Taron, Laurent

CATEGORY OF CITED DOCUMENTS

X : particularly relevant if taken alone
Y : particularly relevant if combined with another document of the same category
A : technological background
O : non-written disclosure
P : intermediate document

T : theory or principle underlying the invention
E : earlier patent document, but published on, or after the filing date
D : document cited in the application
L : document cited for other reasons

& : member of the same patent family, corresponding document

EPO FORM 1503 03.82 (P04C01)

ANNEX TO THE EUROPEAN SEARCH REPORT ON EUROPEAN PATENT APPLICATION NO. EP 13 19 4276

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report. The members are as contained in the European Patent Office EDP file on
The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

07-02-2014

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
JP 2011203742 A	13-10-2011	NONE	
US 2007296682 A1	27-12-2007	CN 101093649 A	26-12-2007
		JP 2008003609 A	10-01-2008
		KR 20070121318 A	27-12-2007
		US 2007296682 A1	27-12-2007
US 2004041760 A1	04-03-2004	JP 2004093717 A	25-03-2004
		KR 20040020032 A	06-03-2004
		TW I256033 B	01-06-2006
		US 2004041760 A1	04-03-2004
US 2010134523 A1	03-06-2010	EP 1913573 A1	23-04-2008
		FR 2889763 A1	16-02-2007
		JP 2009505125 A	05-02-2009
		KR 20080036603 A	28-04-2008
		US 2010134523 A1	03-06-2010
		WO 2007020215 A1	22-02-2007
US 2005174865 A1	11-08-2005	CN 1655223 A	17-08-2005
		JP 2005227390 A	25-08-2005
		KR 20060042919 A	15-05-2006
		TW I267810 B	01-12-2006
		US 2005174865 A1	11-08-2005

EPO FORM P0459

For more details about this annex : see Official Journal of the European Patent Office, No. 12/82

专利名称(译)	显示驱动电路，显示驱动方法，阵列基板和显示装置		
公开(公告)号	EP2743911A1	公开(公告)日	2014-06-18
申请号	EP2013194276	申请日	2013-11-25
[标]申请(专利权)人(译)	京东方科技集团股份有限公司 北京京东方显示技术有限公司		
申请(专利权)人(译)	京东方科技集团有限公司. 北京京东方显示技术有限公司.		
当前申请(专利权)人(译)	京东方科技集团有限公司. 北京京东方显示技术有限公司.		
[标]发明人	WANG ZHENG		
发明人	WANG, ZHENG		
IPC分类号	G09G3/36		
CPC分类号	G09G3/003 G09G3/3677 G09G2310/0205 G09G2310/024 G09G2310/0251 G09G2320/0252 G09G2320/0257 G09G3/3666 G09G2320/0209		
优先权	201210537327.3 2012-12-12 CN		
其他公开文献	EP2743911B1		
外部链接	Espacenet		

摘要(译)

提供一种显示驱动电路，包括分别连接到阵列基板上的N条栅极线的N个栅极驱动单元，以及定时控制单元，n个预充电单元和n个扫描控制单元，N个栅极驱动单元， n个预充电单元和n个扫描控制单元都连接到定时控制单元。还提供了一种显示驱动方法，阵列基板和显示装置。根据本公开的实施例，当在液晶分子上提供要充电的电压时，将减小液晶分子偏转到对应于期望灰度的精确位置的时间段，从而适应更高的刷新频率。



Fig.1