



(11) **EP 2 447 935 B1**

(12) **EUROPEAN PATENT SPECIFICATION**

(45) Date of publication and mention
of the grant of the patent:
09.08.2017 Bulletin 2017/32

(51) Int Cl.:
G09G 3/36^(2006.01)

(21) Application number: **11171204.8**

(22) Date of filing: **23.06.2011**

(54) **Active matrix liquid crystal display panel with coupling of gate lines and data lines to pixels which reduces crosstalk and power consumption, and method of driving the same**

Flüssigkristallanzeigetafel mit aktiver Matrix und Kopplung von Gate- und Datenlinien zu Pixeln, die Übersprechen und Energieverbrauch reduziert, und Ansteuerungsverfahren dafür

Panneau d'affichage à cristaux liquides à matrice active avec connexion de lignes de grilles et de données aux pixels qui réduit la diaphonie et la consommation d'énergie, et procédé de commande pour ce panneau

(84) Designated Contracting States:
**AL AT BE BG CH CY CZ DE DK EE ES FI FR GB
GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO
PL PT RO RS SE SI SK SM TR**

(30) Priority: **28.10.2010 KR 20100105654**

(43) Date of publication of application:
02.05.2012 Bulletin 2012/18

(73) Proprietor: **Samsung Display Co., Ltd.
Gyeonggi-do (KR)**

(72) Inventors:
• **Lee, Seung-Kyu
446-711 Gyeonggi-Do (KR)**

• **Lee, Dong-Hoon
446-711 Gyeonggi-Do (KR)**
• **Kim, Chul-Ho
446-711 Gyeonggi-Do (KR)**
• **Park, Jin-Woo
446-711 Gyeonggi-Do (KR)**

(74) Representative: **Walaski, Jan Filip et al
Venner Shipley LLP
200 Aldersgate
London EC1A 4HD (GB)**

(56) References cited:
**EP-A2- 1 037 193 WO-A1-2007/108150
WO-A2-99/12072 US-A1- 2006 139 281
US-A1- 2007 182 685 US-A1- 2009 096 943**

Note: Within nine months of the publication of the mention of the grant of the European patent in the European Patent Bulletin, any person may give notice to the European Patent Office of opposition to that patent, in accordance with the Implementing Regulations. Notice of opposition shall not be deemed to have been filed until the opposition fee has been paid. (Art. 99(1) European Patent Convention).

Description

[0001] The present invention relates to a display device. More particularly, aspects of the present invention relate to a liquid crystal display (LCD) panel, an LCD device, and a method of driving an LCD device.

[0002] A liquid crystal display (LCD) device displays an image by forming an electric field (i.e., an electric potential difference) between a pixel electrode and a common electrode of a liquid crystal capacitor included in each pixel. In the liquid crystal capacitor, a liquid crystal layer is placed between the pixel electrode and the common electrode so that light transmittance of the liquid crystal layer is controlled by an intensity of the electric field formed between the pixel electrode and the common electrode. Recently, an LCD device having a thin film transistor (TFT) as a switching element included in each pixel has been in widespread use. This type of LCD device has been referred to as a TFT LCD device.

[0003] An LCD device may periodically invert polarities of data signals to reduce or prevent deterioration of the liquid crystal capacitor included in each pixel due to polarization. For example, the LCD device may employ inversion methods such as a dot inversion method, a line inversion method, a column inversion method, a frame inversion method, a Z-inversion method, an active level shift (ALS) inversion method, etc. However, these inversion methods may cause various problems, such as horizontal crosstalk, vertical crosstalk, unnecessary power consumption, etc.

[0004] US2007/18268 A1 discloses a display device in which switching devices of horizontally neighbouring pixel electrodes belonging to a given row are controlled by gate lines belonging to an adjacent row. EP1037193A2 discloses a liquid crystal display apparatus in which gate lines meander between pixels of two upper and lower lines and Cs lines are wired in a matrix shape. US2006/139281A1 discloses a liquid crystal display device in which first and second control signals are transitioned every $\frac{1}{2}$ frame, and a polarity signal is set according to a count number obtained by counting the number of waveforms of the first and/or second control signals. WO99/12072A discloses a power saving circuit for an active matrix display, which uses switches and capacitors to passively change the voltage level on column electrodes without active driving by the column driver circuit.

[0005] According to the present invention, there is provided a liquid crystal display panel according to claim 1, and a method of driving a liquid crystal display device according to claim 10.

[0006] Example embodiments provide for a liquid crystal display (LCD) panel capable of reducing or preventing horizontal crosstalk and vertical crosstalk while efficiently reducing power consumption. Further, example embodiments provide for an LCD device capable of generating a high quality image by reducing or preventing horizontal crosstalk and vertical crosstalk while efficiently reducing

power consumption. In addition, example embodiments provide for a method of driving an LCD device capable of reducing or preventing horizontal crosstalk and vertical crosstalk while efficiently reducing power consumption.

[0007] In an exemplary embodiment according to the present invention, a liquid crystal display (LCD) panel is disclosed. The LCD panel includes a plurality of pixels, a first sub gate-line, a second sub gate-line, a plurality of gate lines, a plurality of even data lines, and a plurality of odd data-lines. The plurality of pixels is arranged in rows and columns. The first sub gate-line is coupled to first row-pixels that are adjacent to a lower side of the first sub gate-line. The second sub gate-line is coupled to second row-pixels that are adjacent to an upper side of the second sub gate-line. The plurality of gate-lines is between the first sub gate-line and the second sub gate-line. Each gate-line of the plurality of gate-lines is coupled to first row-pixels that are adjacent to a lower side of the gate-line and second row-pixels that are adjacent to an upper side of the gate-line. The plurality of even data-lines is coupled to first column-pixels that are adjacent to the even data-lines. The plurality of odd data-lines is coupled to second column-pixels that are adjacent to the odd data-lines.

[0008] The first row-pixels may include odd column row-pixels and the second row-pixels may include even column row-pixels. The first column-pixels may include odd row column-pixels and the second column-pixels may include even row column-pixels. The first column-pixels may include even row column-pixels and the second column-pixels may include odd row column-pixels. The first row-pixels may include even column row-pixels and the second row-pixels may include odd column row-pixels. The first column-pixels may include odd row column-pixels and the second column-pixels may include even row column-pixels. The first column-pixels may include even row column-pixels and the second column-pixels may include odd row column-pixels.

[0009] In an odd frame, the odd data-lines may be configured to receive data signals of a first polarity and the even data-lines may be configured to receive data signals of a second polarity, the second polarity being opposite to the first polarity. In an even frame, the odd data-lines may be configured to receive data signals of the second polarity and the even data-lines may be configured to receive data signals of the first polarity.

[0010] The first polarity may be positive polarity relative to a common voltage and the second polarity may be negative polarity relative to the common voltage or vice versa.

[0011] The LCD panel may further include a charge-sharing control circuit configured to control the odd data-lines to share electric charges in accordance with a charge-sharing control signal and to control the even data-lines to share electric charges in accordance with the charge-sharing control signal.

[0012] The charge-sharing control circuit may include a plurality of first switches and a plurality of second

switches. The plurality of first switches is configured to couple the odd data-lines to each other in accordance with the charge-sharing control signal. The plurality of second switches is configured to couple the even data-lines to each other in accordance with the charge-sharing control signal.

[0013] The charge-sharing control signal may be a pre charge-sharing (PCS) signal. The first switches and the second switches may be configured to turn on before or after row-pixels coupled to the first sub gate-line, the second sub gate-line, and the plurality of gate-lines are charged.

[0014] Each of the pixels may include a switching element and a liquid crystal capacitor. The switching element is configured to perform switching operations in accordance with a gate signal output from the first sub gate-line, the second sub gate-line, or one of the gate-lines. The liquid crystal capacitor may be configured to control light transmittance of a liquid crystal layer in accordance with a data signal output from one of the odd data-lines or one of the even data-lines.

[0015] The switching element may be a thin film transistor (TFT) that includes a gate terminal for receiving the gate signal, a source terminal for receiving the data signal, and a drain terminal for outputting the data signal to the liquid crystal capacitor.

[0016] Each of the pixels may further include a storage capacitor configured to maintain a charged voltage of the liquid crystal capacitor.

[0017] According to another exemplary embodiment of the present invention, a liquid crystal display (LCD) device is disclosed. The LCD device includes an LCD panel, a source driver, a gate driver, and a timing controller. The LCD panel is configured to apply data signals of a same polarity to odd column row-pixels and even column row-pixels with an interval of one horizontal period in a row direction, and to sequentially apply data signals of alternate polarities to column-pixels with an interval of one horizontal period in a column direction. The source driver is configured to provide data signals to the LCD panel in accordance with a data control signal. The gate driver is configured to provide gate signals corresponding to a scan pulse to the LCD panel in accordance with a gate control signal. The timing controller is configured to generate the data control signal and the gate control signal.

[0018] According to yet another exemplary embodiment of the present invention, a method of driving a liquid crystal display (LCD) device is disclosed. The method includes: applying data signals of a same polarity to odd column row-pixels and even column row-pixels with an interval of one horizontal period in a row direction; sequentially applying data signals of alternate polarities to column-pixels with an interval of one horizontal period in a column direction; and inverting polarities of data signals provided to an LCD panel with each frame.

[0019] According to example embodiments, an LCD panel may reduce power consumption by decreasing a

pulse repetition frequency of data signals (i.e., variance of data signals) provided to data-lines in each frame, may reduce or prevent horizontal crosstalk by applying data signals of the same polarity to odd column row-pixels and even column row-pixels with an interval of one horizontal period in a row direction, and may reduce or prevent vertical crosstalk by sequentially applying data signals of alternate polarities to column-pixels with an interval of one horizontal period in a column direction. Here, row-pixels describe a plurality of pixels that are common to one row (including a subset of the pixels of one row, such as every other pixel), and column-pixels describe a plurality of pixels that are common to one column (including a subset of the pixels of one column, such as every other pixel).

[0020] Additionally, an LCD device having the LCD panel may generate a high quality image by reducing or preventing horizontal crosstalk and vertical crosstalk while efficiently reducing power consumption. Furthermore, a method of driving an LCD device may reduce or prevent horizontal crosstalk and vertical crosstalk while efficiently reducing power consumption.

[0021] Example embodiments can be understood in more detail from the following description taken in conjunction with the accompanying drawings.

FIG. 1 is a diagram illustrating a liquid crystal display (LCD) panel in accordance with example embodiments.

FIG. 2 is a diagram illustrating a structure of each pixel in the LCD panel of FIG. 1.

FIG. 3 is a timing diagram illustrating an example of providing common voltages in accordance with polarities of data signals provided to the LCD panel of FIG. 1.

FIG. 4 is a diagram illustrating an example of providing data signals to the LCD panel of FIG. 1 in an odd frame.

FIGS. 5A through 5E are diagrams illustrating an example of applying data signals to pixels of the LCD panel of FIG. 1 in a first five horizontal periods of an odd frame.

FIG. 6 is a diagram illustrating an example of providing data signals to the LCD panel of FIG. 1 in an even frame.

FIGS. 7A through 7E are diagrams illustrating an example of applying data signals to pixels of the LCD panel of FIG. 1 in a first five horizontal periods of an even frame.

FIG. 8 is a diagram illustrating another LCD panel in accordance with example embodiments.

FIG. 9 is a block diagram illustrating an LCD device in accordance with example embodiments.

FIG. 10 is a flow chart illustrating a method of driving the LCD device of FIG. 9.

FIG. 11 is a block diagram illustrating an electric device having the LCD device of FIG. 9.

[0022] Spatially relative terms, such as "beneath," "below," "lower," "above," "upper," and the like, may be used herein for ease of description to describe one element or feature's relationship to another element(s) or feature(s) as illustrated in the figures. It will be understood that the spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the figures. For example, if the device in the figures is turned over, elements described as "lower" or "upper" can be "upper" and "lower" respectively. Thus, the exemplary term "upper" can encompass both upper and lower. The device may be otherwise oriented (rotated 90 degrees or at other orientations) and the spatially relative descriptors used herein interpreted accordingly.

[0023] FIG. 1 is a diagram illustrating a liquid crystal display (LCD) panel 100 in accordance with example embodiments.

[0024] Referring to FIG. 1, the LCD panel 100 includes a plurality of pixels 110, a first sub gate-line 120_1, a second sub gate-line 120_2, a plurality of gate-lines 130_1 through 130_k, a plurality of odd data-lines 140_1 through 140_5, and a plurality of even data-lines 150_1 through 150_5. The first sub gate-line 120_1, the second sub gate-line 120_2, and the plurality of gate-lines 130_1 through 130_k are collectively referred to as row-lines. In some example embodiments, the LCD panel 100 further includes a charge-sharing control circuit 160. In the embodiment of FIG. 1, for ease of illustration, five odd data lines 140_1 through 140_5 and five even data lines 150_1 through 150_5 are shown and described. However, the LCD panel 100 may contain another number of data lines without departing from the scope of the present invention.

[0025] An LCD device displays an image by forming an electric field (i.e., an electric potential difference) between a pixel electrode and a common electrode of a liquid crystal capacitor included in each pixel. In the liquid crystal capacitor, a liquid crystal layer is placed between the pixel electrode and the common electrode so that light transmittance of the liquid crystal layer is controlled by an intensity of the electric field formed between the pixel electrode and the common electrode.

[0026] Here, if the electric field is formed between the pixel electrode and the common electrode in one direction for a long time, the liquid crystal capacitor may deteriorate due to polarization. Hence, the LCD device may periodically invert polarities of data signals to reduce or prevent the deterioration of the liquid crystal capacitor included in each pixel. For example, the LCD device may employ inversion methods such as a dot inversion method, a line inversion method, a column inversion method, a frame inversion method, a Z-inversion method, an active level shift (ALS) inversion method, etc.

[0027] The dot inversion method inverts polarities of data signals with respect to alternating dots. Namely, a certain pixel receives a data signal having a polarity opposite to data signals received by its adjacent pixels in

both a vertical direction (i.e., a column direction) and a horizontal direction (i.e., a row direction). The line inversion method inverts polarities of data signals with respect to alternating gate-lines (for example, rows). The column inversion method inverts polarities of data signals with respect to alternating data-lines (for example, columns). The frame inversion method inverts polarities of data signals with respect to alternating frames (for example, odd frames and even frames).

[0028] The Z-inversion method arranges a plurality of pixels in zigzags of a column direction. Thus, the Z-inversion method substantially performs the dot inversion when data signals are applied to the pixels in a similar way to the column inversion method. The ALS inversion method substantially inverts polarities of data signals in a similar way to the line inversion method. Here, the ALS inversion method may reduce a voltage displacement applied to a common electrode compared to the line inversion method.

[0029] However, these inversion methods may result in various problems. For example, the dot inversion method may reduce or prevent vertical crosstalk and/or horizontal crosstalk because a certain pixel receives a data signal having a polarity opposite to data signals received by its adjacent pixels in a vertical direction (i.e., a column direction) and a horizontal direction (i.e., a row direction). However, the dot inversion method may consume high power because a pulse repetition frequency of data signals (i.e., variance of data signals) is relatively high as the dot inversion method inverts polarities of data signals with respect to alternating dots.

[0030] In comparison, the line inversion method may reduce power consumption compared to the dot inversion method because a pulse repetition frequency of data signals (i.e., variance of data signals) is decreased. However, the line inversion method may cause horizontal crosstalk because the line inversion method inverts polarities of data signals with respect to alternating gate-lines. The column inversion method may also reduce power consumption compared to the dot inversion method because a pulse repetition frequency of data signals (i.e., variance of data signals) is decreased. However, the column inversion method may cause vertical crosstalk because the column inversion method inverts polarities of data signals with respect to alternating data-lines.

[0031] As for the other inversion methods mentioned above, the frame inversion method may cause flickers when frames are changed because the frame inversion method inverts polarities of data signals with respect to alternating frames. By contrast, the Z-inversion method may reduce power consumption compared to the dot inversion method because the Z-inversion method applies data signals to the pixels in a similar way to the column inversion method. However, the Z-inversion method may cause vertical stripes in case that data signals have specific patterns. Finally, the ALS inversion method may reduce power consumption compared to the line inversion method because a voltage displacement applied to a

common electrode is small compared to the line inversion method. However, the ALS inversion method may cause horizontal crosstalk because the ALS inversion method inverts polarities of data signals with respect to alternating gate-lines.

[0032] For overcoming various problems of these inversion methods, the LCD panel 100 includes the pixels 110, the first sub gate-line 120_1, the second sub gate-line 120_2, the gate-lines 130_1 through 130_k, the odd data-lines 140_1 through 140_5, and the even data-lines 150_1 through 150_5. The pixels 110 are arranged in a matrix manner (that is, in rows and columns) at portions corresponding to crossing regions of the first sub gate-line 120_1, the second sub gate-line 120_2, the gate-lines 230_1 through 130_k, the odd data-lines 140_1 through 140_5, and the even data-lines 150_1 through 150_5.

[0033] Here, each of the pixels 110 is coupled to the first sub gate-line 120_1, the second sub gate-line 120_2, or one of the gate-lines 130_1 through 130_k via a gate terminal of its switching element (e.g., a TFT). Additionally, each of the pixels 110 is coupled to one of the odd data-lines 140_1 through 140_5 or one of the even data-lines 150_1 through 150_5 via a source terminal of its switching element. As a result, each of the pixels 110 receives a gate signal (i.e., a scan pulse) output from the first sub gate-line 120_1, the second sub gate-line 120_2, or one of the gate-lines 130_1 through 130_k via the gate terminal of its switching element and receives a data signal output from one of the odd data-lines 140_1 through 140_5 or one of the even data-lines 150_1 through 150_5 via the source terminal of its switching element.

[0034] In some example embodiments, each of the pixels 110 includes a thin film transistor (TFT, i.e., the switching element), a liquid crystal capacitor, and a storage capacitor. Here, the liquid crystal capacitor includes a pixel electrode for receiving the data signal, a common electrode for receiving the common voltage, and a liquid crystal layer placed between the pixel electrode and the common electrode. See, for example, the representative pixel in FIG. 2. The liquid crystal layer includes a dielectric anisotropy material.

[0035] In the embodiment of FIG. 1, the first sub gate-line 120_1 and the second sub gate-line 120_2 are placed at peripheries of the display area, with the gate-lines 130_1 through 130_k therebetween. In one example embodiment, the first sub gate-line 120_1 is coupled to first row-pixels that are adjacent to a lower side of the first sub gate-line 120_1. Here, "row-pixels" describe a plurality of pixels that are common to one row, including a subset of the pixels of one row (such as every other pixel). For example, in one embodiment, first row-pixels correspond to (for example, are or include) the odd column row-pixels (that is, those pixels in one row that are also in the odd columns). Likewise, the second sub gate-line 120_2 is coupled to second row-pixels that are adjacent to an upper side of the second sub gate-line 120_2. For example, in one embodiment, second row-pixels cor-

respond to (for example, are or include) even column row-pixels (that is, those pixels in one row that are also in the even columns).

[0036] The gate-lines 130_1 through 130_h are located (for example, placed) between the first sub gate-line 120_1 and the second sub gate-line 120_2. Further, each gate-line of the gate-lines 130_2 through 130_k is coupled to second row-pixels that are adjacent to an upper side of the gate-line and to first row-pixels that are adjacent to a lower side of the gate-line.

[0037] In other words, each gate-line of the gate-lines 130_1 through 130_k is coupled to the pixels 110 in zig-zag fashion proceeding in the row direction along the gate-line (that is, the gate-line is alternately coupled to a pixel 110 above the gate-line and to a pixel 110 below the gate-line). Here, as described above, first row-pixels correspond to (for example, are or include) odd column row-pixels and second row-pixels correspond to (for example, are or include) even column row-pixels.

[0038] That is, the first sub gate-line 120_1 is coupled to odd column row-pixels that are adjacent to a lower side of the first sub gate-line 120_1, the second sub gate-line 120_2 is coupled to even column row-pixels that are adjacent to an upper side of the second sub gate-line 120_2, and each gate-line of the gate-lines 130_1 through 130_k is coupled to even column row-pixels that are adjacent to an upper side of the gate-line and to odd column row-pixels that are adjacent to a lower side of the gate-line.

[0039] In the embodiment of FIG. 1, the pixels 110 coupled to the odd data-lines 140_1 through 140_5 are different from the pixels 110 coupled to the even data-lines 150_1 through 150_5. In other words, when the odd data-lines 140_1 through 140_5 are coupled to second column-pixels, then the even data-lines 150_1 through 150_5 are coupled to first column-pixels. Here, "column-pixels" describe a plurality of pixels that are common to one column, including a subset of the pixels of one column. For example, in one embodiment, first column-pixels correspond to (for example, are or include) odd row column-pixels (that is, those pixels in one column that are also in the odd rows) while second column-pixels correspond to (for example, are or include) even row column-pixels (that is, those pixels in one column that are also in the even rows).

[0040] In other embodiments, first column-pixels correspond to (for example, are or include) even row column-pixels while second column-pixels correspond to (for example, are or include) odd row column-pixels. In FIG. 1, it is illustrated that the odd data-lines 140_1 through 140_5 are coupled to even row column-pixels and that the even data-lines 150_1 through 150_5 are coupled to odd row column-pixels.

[0041] As described above, each of the pixels 110 is coupled to the first sub gate-line 120_1, the second sub gate-line 120_2, or one of the gate-lines 130_1 through 130_k via a gate terminal of its switching element (e.g., a TFT). In addition, each of the pixels 110 is coupled to

one of the odd data-lines 140_1 through 140_5 or one of the even data-lines 150_1 through 150_5 via a source terminal of its switching element (e.g., a TFT).

[0042] In each frame, data signals of a first polarity are applied to the odd data-lines 140_1 through 140_5 and data signals of a second polarity (i.e., opposite to the first polarity) are applied to the even data-lines 150_1 through 150_5. As a result, data signals of the same polarity are applied to odd column row-pixels and even column row-pixels with an interval of one horizontal period in the row direction.

[0043] In addition, data signals of alternate polarities are sequentially applied to column-pixels with an interval of one horizontal period in a column direction. That is, the LCD panel 100 substantially receives data signals in a similar way to the column inversion method. For example, in an odd frame, the odd data-lines 140_1 through 140_5 receive data signals of a first polarity while the even data-lines 150_1 through 150_5 receive data signals of a second polarity. Subsequently, in an even frame, the odd data-lines 140_1 through 140_5 receive data signals of the second polarity while the even data-lines 150_1 through 150_5 receive data signals of the first polarity.

[0044] The LCD panel 100 may further include the charge-sharing control circuit 160. The charge-sharing control circuit 160 controls the odd data-lines 140_1 through 140_5 to share electric charges and controls the even data-lines 150_1 through 150_5 to share electric charges. In one example embodiment, the charge-sharing control circuit 160 includes a plurality of first switches OST and a plurality of second switches EST. The first switches OST couple the odd data-lines 140_1 through 140_5 to each other in accordance with a charge-sharing control signal CSC. Likewise, the second switches EST couple the even data-lines 150_1 through 150_5 to each other in accordance with the charge-sharing control signal CSC.

[0045] For example, in one example embodiment, the charge-sharing control signal CSC is a pre charge-sharing (PCS) signal. In addition, the first switches OST and the second switches EST turn on before the pixels 110 coupled to the row-lines (i.e., the first sub gate-line 120_1, the second sub gate-line 120_2, and the gate-lines 130_1 through 130_k) are charged. In another example embodiment, the first switches OST and the second switches EST turn on after the pixels 110 coupled to the row-lines are charged. Thus, the odd data-lines 140_1 through 140_5 share electric charges and the even data-lines 150_1 through 150_5 share electric charges.

[0046] In one example embodiment, the first switches OST and the second switches EST are implemented by n-channel metal oxide semiconductor (NMOS) transistors. In this case, when the charge-sharing control signal CSC has a logic "high" voltage level, the first switches OST and the second switches EST turn on. Accordingly, the odd data-lines 140_1 through 140_5 are coupled to each other and the even data-lines 150_1 through 150_5

are coupled to each other.

[0047] In another example embodiment, the first switches OST and the second switches EST are implemented by p-channel metal oxide semiconductor (PMOS) transistors. In this case, when the charge-sharing control signal CSC has a logic "low" level, the first switches OST and the second switches EST turn on. Accordingly, the odd data-lines 140_1 through 140_5 are coupled to each other and the even data-lines 150_1 through 150_5 are coupled to each other.

[0048] The LCD panel 100 having the charge-sharing control circuit 160 may reduce power consumption in cases such as when data signals have fickle patterns and may enhance charging-characteristics of the pixels 110 to have high performance. In FIG. 1, it is illustrated that the LCD panel 100 includes the charge-sharing control circuit 160. However, the charge-sharing control circuit 160 may be embedded in an integrated circuit (IC) in other embodiments.

[0049] As described above, an LCD device may periodically invert polarities of data signals to reduce or prevent deterioration of a liquid crystal capacitor included in each of the pixels 110. Here, since the LCD panel 100 has a unique structure as illustrated in FIG. 1, the LCD panel 100 may reduce power consumption by applying data signals of a first polarity to odd data-lines and by applying data signals of a second polarity (i.e., opposite to the first polarity) to even data-lines in each frame.

[0050] In addition, the LCD panel 100 may reduce or prevent horizontal crosstalk by applying data signals of the same polarity to odd column row-pixels and even column row-pixels with an interval of one horizontal period in a row direction. Further, the LCD panel 100 may reduce or prevent vertical crosstalk by sequentially applying data signals of alternate polarities to column-pixels with an interval of one horizontal period in a column direction.

[0051] In one example embodiment, each of the pixels 110 generates one of a red color, a green color, a blue color, etc. In this case, the LCD panel 100 further includes a plurality of red filters, a plurality of green filters, a plurality of blue filters, etc., on the pixels 110. In another example embodiment, each of the pixels 110 generates one of a yellow color, a cyan color, a magenta color, etc. In this case, the LCD panel 100 further includes a plurality of yellow filters, a plurality of cyan filters, a plurality of magenta filters, etc., on the pixels 110. Hence, the LCD panel 100 may display an image by generating various colors in accordance with a space-division method or a time-division method.

[0052] FIG. 2 is a diagram illustrating a structure of each pixel 110 in the LCD panel 100 of FIG. 1.

[0053] Referring to FIG. 2, each of the pixels 110 includes a switching element Q, a liquid crystal capacitor CLC, and a storage capacitor CST. In some example embodiments, the switching element Q may correspond to (for example, be) a thin film transistor (TFT) using amorphous silicon.

[0054] In the embodiment of FIG. 2, the switching element Q is placed on a lower display substrate. The switching element Q (e.g., a TFT) provides a data signal to the liquid crystal capacitor CLC in response to a gate signal.

[0055] As illustrated in FIG. 2, the gate signal is input from a gate-line GL and the data signal is input from a data-line DL. The switching element Q is coupled to the gate-line GL via its gate terminal, to the data-line DL via its source terminal, and to the liquid crystal capacitor CLC via its drain terminal.

[0056] The liquid crystal capacitor CLC is charged by a voltage difference between the data signal and a common voltage. The data signal is applied to a pixel electrode DE of the liquid crystal capacitor CLC. The common voltage is applied to a common electrode CE of the liquid crystal capacitor CLC.

[0057] As described above, a liquid crystal layer is placed between the pixel electrode DE and the common electrode CE. Hence, the light transmittance of the liquid crystal layer is controlled by an intensity of the electric field formed between the pixel electrode DE and the common electrode CE. This electric field intensity is also referred to as a charged voltage.

[0058] In case of a normally black mode, for example, the light transmittance of the liquid crystal layer may increase as the intensity of the electric field formed between the pixel electrode DE and the common electrode CE increases. On the other hand, the light transmittance of the liquid crystal layer may decrease as the intensity of the electric field formed between the pixel electrode DE and the common electrode CE decreases.

[0059] In some example embodiments, the liquid crystal capacitor CLC includes the pixel electrode DE formed on the lower display substrate, the common electrode CE formed on an upper display substrate, and the liquid crystal layer placed between the pixel electrode DE and the common electrode CE. However, the structure of the liquid crystal capacitor CLC is not limited thereto.

[0060] For example, the common electrode CE of the liquid crystal capacitor CLC may be formed on the lower display substrate. In this case, the common electrode CE may receive the common voltage from a signal line formed on the lower display substrate. In addition, the pixel electrode DE is coupled to the drain terminal of the switching element Q so that the pixel electrode DE receives the data signal from the data-line DL coupled to the source terminal of the switching element Q.

[0061] In one example embodiment, a low common voltage is applied to the pixels 110 when a data signal of positive polarity is applied to the pixels 110. On the other hand, a high common voltage is applied to the pixels 110 when a data signal of negative polarity is applied to the pixels 110. As a result, the charged voltage (i.e., the intensity of the electric field formed between the pixel electrode DE and the common electrode CE) is greater than a voltage level of the data signal so that power consumption may be substantially reduced.

[0062] The storage capacitor CST maintains the charged voltage of the liquid crystal capacitor CLC. That is, the storage capacitor CST assists the liquid crystal capacitor CLC. The storage capacitor CST may be formed by placing an insulator between the pixel electrode DE and the signal line.

[0063] In some example embodiments, the pixels 110 do not include the storage capacitor CST. The color filters may be arranged on the upper display substrate. Polarizing plates may be attached to the upper display substrate and/or the lower display substrate.

[0064] FIG. 3 is a timing diagram illustrating an example of providing common voltages in accordance with polarities of data signals provided to the LCD panel 100 of FIG. 1.

[0065] Referring to FIG. 3, a frame (i.e., a first frame 1F and a second frame 2F following the first frame 1F) includes a plurality of horizontal periods 1H through 8H. For ease of illustration, in each of the exemplary frames 1F and 2F of FIG. 3, eight horizontal periods are shown and described. However, the frame may contain another number of horizontal periods without departing from the spirit or scope of the present invention. Here, the first frame 1F corresponds to an odd frame and the second frame 2F corresponds to an even frame. As described above, the LCD panel 100 displays an image in a frame unit. Hence, the LCD panel 100 generates an image by sequentially displaying a plurality of frames.

[0066] The first frame 1F includes eight horizontal periods 1H through 8H. When gate signals (i.e., a scan pulse) are applied to the first sub gate-line 120_1, the gate-lines 130_1 through 130_k, and the second sub gate-line 120_2 in the first frame 1F, data signals output from the odd data-lines 140_1 through 140_5 and the even data-lines 150_1 through 150_5 are applied to odd column row-pixels and even column row-pixels, as illustrated in FIG. 1.

[0067] Here, a low common voltage VCOM_L is applied to the pixels 110 when data signals of positive polarity are applied to the pixels 110. On the other hand, a high common voltage VCOM_H is applied to the pixels 110 when data signals of negative polarity are applied to the pixels 110.

[0068] In detail, when data signals of positive polarity are applied to the odd data-lines 140_1 through 140_5 in the first frame 1F, the low common voltage VCOM_L is applied to the common electrodes of the pixels 110 coupled to the odd data-lines 140_1 through 140_5 (that is, the pixels in even rows, as illustrated in the LCD panel 100 of FIG. 1). On the other hand, when data signals of negative polarity are applied to the even data-lines 150_1 through 150_5 in the first frame 1F, the high common voltage VCOM_H is applied to the common electrodes of the pixels 110 coupled to the even data-lines 150_1 through 150_5 (that is, the pixels in odd rows, as illustrated in FIG. 1).

[0069] Similarly, when data signals of negative polarity are applied to the odd data-lines 140_1 through 140_5

in the second frame 2F, the high common voltage VCOM_H is applied to the common electrodes of the pixels 110 coupled to the odd data-lines 140_1 through 140_5 (the pixels in even rows). On the other hand, when data signals of positive polarity are applied to the even data-lines 150_1 through 150_5 in the second frame 2F, the low common voltage VCOM_L is applied to the common electrodes of the pixels 110 coupled to the even data-lines 150_1 through 150_5 (the pixels in odd rows).

[0070] Therefore, charged voltages of the liquid crystal capacitors CLC in the pixels 110 may be greater than voltage levels of data signals provided to the pixels 110. As described above, the LCD panel 100 may substantially receive the low common voltage VCOM_L and the high common voltage VCOM_H in a similar way to the ALS inversion method (i.e., common voltages applied to the odd data-lines 140_1 through 140_5 and the even data-lines 150_1 through 150_5 may be inverted with each frame). Thus, power consumption of the LCD panel 100 may be reduced compared to the earlier described inversion methods.

[0071] FIG. 4 is a diagram illustrating an example of providing data signals to the LCD panel 100 of FIG. 1 in an odd frame 1F.

[0072] Referring to FIG. 4, when an LCD device provides data signals to the data-lines DL1 through DL8 of the LCD panel 100 in the odd frame 1F, the LCD device provides data signals of a first polarity (e.g., positive polarity) to the odd data-lines 140_1 through 140_4 and provides data signals of a second polarity (e.g., negative polarity) to the even data-lines 150_1 through 150_4. In FIG. 4, for ease of illustration, the first eight data lines DL1 through DL8 (corresponding to odd data-lines 140_1 through 140_4 and even data lines 150_1 through 150_4) and the first eight horizontal periods 1H through 8H are shown and described. However, there may be another number of data lines and horizontal periods without departing from the spirit or scope of the present invention.

[0073] In other words, the data-lines DL1 through DL8 are divided into the odd data-lines 140_1 through 140_4 and the even data-lines 150_1 through 150_4 in terms of operations. For example, in the odd frame 1F, the LCD device provides data signals of positive polarity to the odd data-lines 140_1 through 140_4 and provides data signals of negative polarity to the even data-lines 150_1 through 150_4.

[0074] As described above, the LCD device inverts polarities of data signals with each frame. Therefore, in the even frame 2F following the odd frame 1F, the LCD device provides data signals of negative polarity to the odd data-lines 140_1 through 140_4 and provides data signals of positive polarity to the even data-lines 150_1 through 150_4.

[0075] However, a polarity pattern as displayed on the LCD panel 100 may be different from a polarity pattern as applied to the data-lines DL1 through DL8. Here, a driver polarity pattern indicates the polarity pattern as applied to the data-lines DL1 through DL8 (for example,

odd data-lines receiving data signals of positive polarity and even data-lines receiving data signals of negative polarity), and an apparent polarity pattern indicates the polarity pattern as displayed on the LCD panel 100 (for example, pixels in odd rows receiving data signals of negative polarity and pixels in even rows receiving data signals of positive polarity, which is both rotated and inverted from the driver polarity pattern shown in FIG. 4).

[0076] For example, a driver polarity pattern of the embodiment of the present invention shown in FIGS. 3 (odd frame 1F) and 4 is similar to a driver polarity pattern of the column inversion method (as illustrated in FIG. 4). On the other hand, because of the characteristics of this embodiment of the present invention, namely that data signals are applied to odd column row-pixels and even column row-pixels with an interval of one horizontal period in a row direction, an apparent polarity pattern of the embodiment of FIGS. 3 (odd frame 1F) and 4 of the present invention is similar to an apparent polarity pattern of the ALS inversion method and the line inversion method (as illustrated in FIGS. 5A through 5E).

[0077] FIGS. 5A through 5E are diagrams illustrating an example of applying data signals to pixels of the LCD panel 100 of FIG. 1 in a first five horizontal periods 1H through 5H, respectively, of an odd frame 1F.

[0078] Referring to FIG. 5A, a gate signal for turning on TFTs of the pixels 110 coupled to the first sub gate-line 120_1 is provided during a first horizontal period 1H. Since the first sub gate-line 120_1 is coupled to odd column row-pixels among the pixels 110 that constitute a first row, data signals are applied to the odd column row-pixels among the pixels 110 that constitute the first row.

[0079] As illustrated in FIG. 5A, the odd column row-pixels among the pixels 110 that constitute the first row are coupled to the even data-lines 150_1 through 150_5. In the odd frame 1F, data signals applied to the even data-lines 150_1 through 150_5 have negative polarity. Thus, the odd column row-pixels among the pixels 110 that constitute the first row receive data signals of negative polarity during the first horizontal period 1H. As a result, horizontal crosstalk may be reduced or prevented because data signals of the same polarity are not applied to adjacent row-pixels at the same time during the first horizontal period 1H.

[0080] Referring to FIG. 5B, a gate signal for turning on TFTs of the pixels 110 coupled to the first gate-line 130_1 is provided during a second horizontal period 2H. Since the first gate-line 130_1 is coupled to even column row-pixels among the pixels 110 that constitute the first row and to odd column row-pixels among the pixels 110 that constitute a second row, data signals are applied to the even column row-pixels among the pixels 110 that constitute the first row and to the odd column row-pixels among the pixels 110 that constitute the second row.

[0081] As illustrated in FIG. 5B, the even column row-pixels among the pixels 110 that constitute the first row are coupled to the even data-lines 150_1 through 150_4. In the odd frame 1F, data signals applied to the even

data-lines 150_1 through 150_4 have negative polarity. Thus, the even column row-pixels among the pixels 110 that constitute the first row receive data signals of negative polarity during the second horizontal period 2H.

[0082] Further, as illustrated in FIG. 5B, the odd column row-pixels among the pixels 110 that constitute the second row are coupled to the odd data-lines 140_1 through 140_5. In the odd frame 1F, data signals applied to the odd data-lines 140_1 through 140_5 have positive polarity. Thus, the odd column row-pixels among the pixels 110 that constitute the second row receive data signals of positive polarity during the second horizontal period 2H.

[0083] As a result, horizontal crosstalk may be reduced or prevented because data signals of the same polarity are not applied to adjacent row-pixels at the same time during the second horizontal period 2H (that is, adjacent row-pixels receiving data signals of the same polarity do so during different horizontal periods, as illustrated in the first row of pixels in FIG. 5B). Further, vertical crosstalk may be reduced or prevented because data signals of opposite polarities are applied to adjacent column-pixels.

[0084] Referring to FIG. 5C, a gate signal for turning on TFTs of the pixels 110 coupled to the second gate-line 130_2 is provided during a third horizontal period 3H. Since the second gate-line 130_2 is coupled to even column row-pixels among the pixels 110 that constitute the second row to and odd column row-pixels among the pixels 110 that constitute a third row, data signals are applied to the even column row-pixels among the pixels 110 that constitute the second row and to the odd column row-pixels among the pixels 110 that constitute the third row.

[0085] As illustrated in FIG. 5C, the even column row-pixels among the pixels 110 that constitute the second row are coupled to the odd data-lines 140_2 through 140_5. In the odd frame 1F, data signals applied to the odd data-lines 140_2 through 140_5 have positive polarity. Thus, the even column row-pixels among the pixels 110 that constitute the second row receive data signals of positive polarity during the third horizontal period 3H.

[0086] Further, as illustrated in FIG. 5C, the odd column row-pixels among the pixels 110 that constitute the third row are coupled to the even data-lines 150_1 through 150_5. In the odd frame 1F, data signals applied to the even data-lines 150_1 through 150_5 have negative polarity. Thus, the odd column row-pixels among the pixels 110 that constitute the third row receive data signals of negative polarity during the third horizontal period 3H.

[0087] As a result, horizontal crosstalk may be reduced or prevented because data signals of the same polarity are not applied to adjacent row-pixels at the same time during the third horizontal period 3H (that is, adjacent row-pixels receiving data signals of the same polarity do so during different horizontal periods, as illustrated in the second row of pixels in FIG. 5C). Further, vertical crosstalk may be reduced or prevented because data signals

of opposite polarities are applied to adjacent column-pixels.

[0088] Referring to FIG. 5D, a gate signal for turning on TFTs of the pixels 110 coupled to the third gate-line 130_3 is provided during a fourth horizontal period 4H. Since the third gate-line 130_3 is coupled to even column row-pixels among the pixels 110 that constitute the third row and to odd column row-pixels among the pixels 110 that constitute a fourth row, data signals are applied to the even column row-pixels among the pixels 110 that constitute the third row and to the odd column row-pixels among the pixels 110 that constitute the fourth row.

[0089] As illustrated in FIG. 5D, the even column row-pixels among the pixels 110 that constitute the third row are coupled to the even data-lines 150_1 through 150_4. In the odd frame 1F, data signals applied to the even data-lines 150_1 through 150_4 have negative polarity. Thus, the even column row-pixels among the pixels 110 that constitute the third row receive data signals of negative polarity during the fourth horizontal period 4H.

[0090] Further, as illustrated in FIG. 5D, the odd column row-pixels among the pixels 110 that constitute the fourth row are coupled to the odd data-lines 140_1 through 140_5. In the odd frame 1F, data signals applied to the odd data-lines 140_1 through 140_5 have positive polarity. Thus, the odd column row-pixels among the pixels 110 that constitute the fourth row receive data signals of positive polarity during the fourth horizontal period 4H.

[0091] As a result, horizontal crosstalk may be reduced or prevented because data signals of the same polarity are not applied to adjacent row-pixels at the same time during the fourth horizontal period 4H (that is, adjacent row-pixels receiving data signals of the same polarity do so during different horizontal periods, as illustrated in the third row of pixels in FIG. 5D). Further, vertical crosstalk may be reduced or prevented because data signals of opposite polarities are applied to adjacent column-pixels.

[0092] Referring to FIG. 5E, a gate signal for turning on TFTs of the pixels 110 coupled to the fourth gate-line 130_4 is provided during a fifth horizontal period 5H. Since the fourth gate-line 130_4 is coupled to even column row-pixels among the pixels 110 that constitute the fourth row, data signals are applied to the even column row-pixels among the pixels 110 that constitute the fourth row.

[0093] As illustrated in FIG. 5E, the even column row-pixels among the pixels 110 that constitute the fourth row are coupled to the odd data-lines 140_2 through 140_5. As described above, even column row-pixels among the pixels 110 that constitute the fourth row receive data signals of positive polarity during the fifth horizontal period 5H of the odd frame 1F. Further, though not specifically illustrated in FIG. 5E, odd column row-pixels among the pixels 110 that constitute a fifth row receive data signals of negative polarity during the fifth horizontal period 5H.

[0094] As a result, horizontal crosstalk may be reduced or prevented because data signals of the same polarity are not applied to adjacent row-pixels at the same time

during the fifth horizontal period 5H (that is, adjacent row-pixels receiving data signals of the same polarity do so during different horizontal periods, as illustrated in the fourth row of pixels in FIG. 5E). Further, vertical crosstalk may be reduced or prevented because data signals of opposite polarities are applied to adjacent column-pixels.

[0095] This process continues until the odd frame 1F is finished by applying a gate signal for turning on TFTs of the pixels 110 coupled to the second sub gate-line 120_2. Then, polarities of data signals are inverted when the LCD device changes a display frame from the odd frame 1F to the even frame 2F. Hence, polarities of data signals in the odd frame 1F are opposite to polarities of data signals in the even frame 2F following the odd frame 1F.

[0096] As illustrated in FIGS. 5A through 5E, a driver polarity pattern of the embodiment of the present invention shown in FIGS. 3 (odd frame 1F) and 4 is similar to a driver polarity pattern of the column inversion method (as displayed in FIG. 4). In addition, because of the characteristics of this embodiment of the present invention, namely that data signals are applied to odd column row-pixels and even column row-pixels with an interval of one horizontal period in a row direction, an apparent polarity pattern of the embodiment of FIGS. 3 (odd frame 1F) and 4 of the present invention is similar to an apparent polarity pattern of the ALS inversion method and the line inversion method.

[0097] FIG. 6 is a diagram illustrating an example of providing data signals to the LCD panel 100 of FIG. 1 in an even frame 2F.

[0098] Referring to FIG. 6, when an LCD device provides data signals to the data-lines DL1 through DL8 of the LCD panel 100 in the even frame 2F, the LCD device provides data signals of a second polarity (e.g., negative polarity) to the odd data-lines 140_1 through 140_4 and provides data signals of a first polarity (e.g., positive polarity) to the even data-lines 150_1 through 150_4. In FIG. 6, for ease of illustration, the first eight data lines DL1 through DL8 (corresponding to odd data-lines 140_1 through 140_4 and even data lines 150_1 through 150_4) and the first eight horizontal periods 1H through 8H are shown and described. However, there may be another number of data lines and horizontal periods without departing from the spirit or scope of the present invention.

[0099] In other words, the data-lines DL1 through DL8 are divided into the odd data-lines 140_1 through 140_4 and the even data-lines 150_1 through 150_4 in terms of operations. For example, in the even frame 2F, the LCD device provides data signals of negative polarity to the odd data-lines 140_1 through 140_4 and provides data signals of positive polarity to the even data-lines 150_1 through 150_4.

[0100] As described above, the LCD device inverts polarities of data signals with each frame. Therefore, in the first frame 1F following the second frame 2F, the LCD device provides data signals of positive polarity to the odd data-lines 140_1 through 140_4 and provides data

signals of negative polarity to the even data-lines 150_1 through 150_4.

[0101] However, a polarity pattern as displayed on the LCD panel 100 may be different from a polarity pattern as applied to the data-lines DL1 through DL8. Here, a driver polarity pattern indicates the polarity pattern as applied to the data-lines DL1 through DL8 (for example, odd data-lines receiving data signals of negative polarity and even data-lines receiving data signals of positive polarity), and an apparent polarity pattern indicates the polarity pattern as displayed on the LCD panel 100 (for example, pixels in odd rows receiving data signals of positive polarity and pixels in even rows receiving data signals of negative polarity, which is both rotated and inverted from the driver polarity pattern shown in FIG. 6).

[0102] For example, a driver polarity pattern of an embodiment of the present invention shown in FIGS. 3 (even frame 2F) and 6 is similar to a driver polarity pattern of the column inversion method (as illustrated in FIG. 6). On the other hand, because of the characteristics of this embodiment of the present invention, namely that data signals are applied to odd column row-pixels and even column row-pixels with an interval of one horizontal period in a row direction, an apparent polarity pattern of the embodiment of FIGS. 3 (even frame 2F) and 6 of the present invention is similar to an apparent polarity pattern of the ALS inversion method and the line inversion method (as illustrated in FIGS. 7A through 7E).

[0103] FIGS. 7A through 7E are diagrams illustrating an example of applying data signals to pixels of the LCD panel 100 of FIG. 1 in a first five horizontal periods 1H through 5H, respectively, of an even frame 2F.

[0104] Referring to FIG. 7A, a gate signal for turning on TFTs of the pixels 110 coupled to the first sub gate-line 120_1 is provided during a first horizontal period 1H. Since the first sub gate-line 120_1 is coupled to odd column row-pixels among the pixels 110 that constitute a first row, data signals are applied to the odd column row-pixels among the pixels 110 that constitute the first row.

[0105] As illustrated in FIG. 7A, the odd column row-pixels among the pixels 110 that constitute the first row are coupled to the even data-lines 150_1 through 150_5. In the even frame 2F, data signals applied to the even data-lines 150_1 through 150_5 have positive polarity. Thus, the odd column row-pixels among the pixels 110 that constitute the first row receive data signals of positive polarity during the first horizontal period 1H. As a result, horizontal crosstalk may be reduced or prevented because data signals of the same polarity are not applied to adjacent row-pixels at the same time during the first horizontal period 1H.

[0106] Referring to FIG. 7B, a gate signal for turning on TFTs of the pixels 110 coupled to the first gate-line 130_1 is provided during a second horizontal period 2H. Since the first gate-line 130_1 is coupled to even column row-pixels among the pixels 110 that constitute the first row and to odd column row-pixels among the pixels 110 that constitute a second row, data signals are applied to

the even column row-pixels among the pixels 110 that constitute the first row and to the odd column row-pixels among the pixels 110 that constitute the second row.

[0107] As illustrated in FIG. 7B, the even column row-pixels among the pixels 110 that constitute the first row are coupled to the even data-lines 150_1 through 150_4. In the even frame 2F, data signals applied to the even data-lines 150_1 through 150_4 have positive polarity. Thus, the even column row-pixels among the pixels 110 that constitute the first row receive data signals of positive polarity during the second horizontal period 2H.

[0108] Further, as illustrated in FIG. 7B, the odd column row-pixels among the pixels 110 that constitute the second row are coupled to the odd data-lines 140_1 through 140_5. In the even frame 2F, data signals applied to the odd data-lines 140_1 through 140_5 have negative polarity. Thus, the odd column row-pixels among the pixels 110 that constitute the second row receive data signals of negative polarity during the second horizontal period 2H.

[0109] As a result, horizontal crosstalk may be reduced or prevented because data signals of the same polarity are not applied to adjacent row-pixels at the same time during the second horizontal period 2H (that is, adjacent row-pixels receiving data signals of the same polarity do so during different horizontal periods, as illustrated in the first row of pixels in FIG. 7B). Further, vertical crosstalk may be reduced or prevented because data signals of opposite polarities are applied to adjacent column-pixels.

[0110] Referring to FIG. 7C, a gate signal for turning on TFTs of the pixels 110 coupled to the second gate-line 130_2 is provided during a third horizontal period 3H. Since the second gate-line 130_2 is coupled to even column row-pixels among the pixels 110 that constitute the second row and to odd column row-pixels among the pixels 110 that constitute a third row, data signals are applied to the even column row-pixels among the pixels 110 that constitute the second row and to the odd column row-pixels among the pixels 110 that constitute the third row.

[0111] As illustrated in FIG. 7C, the even column row-pixels among the pixels 110 that constitute the second row are coupled to the odd data-lines 140_2 through 140_5. In the even frame 2F, data signals applied to the odd data-lines 140_2 through 140_5 have negative polarity. Thus, the even column row-pixels among the pixels 110 that constitute the second row receive data signals of negative polarity during the third horizontal period 3H.

[0112] Further, as illustrated in FIG. 7C, the odd column row-pixels among the pixels 110 that constitute the third row are coupled to the even data-lines 150_1 through 150_5. In the even frame 2F, data signals applied to the even data-lines 150_1 through 150_5 have positive polarity. Thus, the odd column row-pixels among the pixels 110 that constitute the third row receive data signals of positive polarity during the third horizontal period 3H.

[0113] As a result, horizontal crosstalk may be reduced or prevented because data signals of the same polarity

are not applied to adjacent row-pixels at the same time during the third horizontal period 3H (that is, adjacent row-pixels receiving data signals of the same polarity do so during different horizontal periods, as illustrated in the second row of pixels in FIG. 7C). Further, vertical crosstalk may be reduced or prevented because data signals of opposite polarities are applied to adjacent column-pixels.

[0114] Referring to FIG. 7D, a gate signal for turning on TFTs of the pixels 110 coupled to the third gate-line 130_3 is provided during a fourth horizontal period 4H. Since the third gate-line 130_3 is coupled to even column row-pixels among the pixels 110 that constitute the third row and to odd column row-pixels among the pixels 110 that constitute a fourth row, data signals are applied to the even column row-pixels among the pixels 110 that constitute the third row and to the odd column row-pixels among the pixels 110 that constitute the fourth row.

[0115] As illustrated in FIG. 7D, the even column row-pixels among the pixels 110 that constitute the third row are coupled to the even data-lines 150_1 through 150_4. In the even frame 2F, data signals applied to the even data-lines 150_1 through 150_4 have positive polarity. Thus, the even column row-pixels among the pixels 110 that constitute the third row receive data signals of positive polarity during the fourth horizontal period 4H.

[0116] Further, as illustrated in FIG. 7D, the odd column row-pixels among the pixels 110 that constitute the fourth row are coupled to the odd data-lines 140_1 through 140_5. In the even frame 2F, data signals applied to the odd data-lines 140_1 through 140_5 have negative polarity. Thus, the odd column row-pixels among the pixels 110 that constitute the fourth row receive data signals of negative polarity during the fourth horizontal period 4H.

[0117] As a result, horizontal crosstalk may be reduced or prevented because data signals of the same polarity are not applied to adjacent row-pixels at the same time during the fourth horizontal period 4H (that is, adjacent row-pixels receiving data signals of the same polarity do so during different horizontal periods, as illustrated in the third row of pixels in FIG. 7D). Further, vertical crosstalk may be reduced or prevented because data signals of opposite polarities are applied to adjacent column-pixels.

[0118] Referring to FIG. 7E, a gate signal for turning on TFTs of the pixels 110 coupled to the fourth gate-line 130_4 is provided during a fifth horizontal period 5H. Since the fourth gate-line 130_4 is coupled to even column row-pixels among the pixels 110 that constitute the fourth row, data signals are applied to the even column row-pixels among the pixels 110 that constitute the fourth row.

[0119] As illustrated in FIG. 7E, the even column row-pixels among the pixels 110 that constitute the fourth row are coupled to the odd data-lines 140_2 through 140_5. As described above, even column row-pixels among the pixels 110 that constitute the fourth row receive data signals of negative polarity during the fifth horizontal period 5H of the even frame 2F. Further, though not specifically

illustrated in FIG. 5E, odd column row-pixels among the pixels 110 that constitute a fifth row receive data signals of positive polarity during the fifth horizontal period 5H.

[0120] As a result, horizontal crosstalk may be reduced or prevented because data signals of the same polarity are not applied to adjacent row-pixels at the same time during the fifth horizontal period 5H (that is, adjacent row-pixels receiving data signals of the same polarity do so during different horizontal periods, as illustrated in the fourth row of pixels in FIG. 7E). Further, vertical crosstalk may be reduced or prevented because data signals of opposite polarities are applied to adjacent column-pixels.

[0121] This process continues until the even frame 2F is finished by applying a gate signal for turning on TFTs of the pixels 110 coupled to the second sub gate-line 120_2. Then, polarities of data signals are inverted when the LCD device changes a display frame from the even frame 2F to the odd frame 1F. Hence, polarities of data signals in the even frame 2F are opposite to polarities of data signals in the odd frame 1F following the even frame 2F.

[0122] As illustrated in FIGS. 7A through 7E, a driver polarity pattern of the embodiment of the present invention shown in FIGS. 3 (even frame 2F) and 6 is similar to a driver polarity pattern of the column inversion method (as displayed in FIG. 6). In addition, because of the characteristics of this embodiment of the present invention, namely that data signals are applied to odd column row-pixels and even column row-pixels with an interval of one horizontal period in a row direction, an apparent polarity pattern of the embodiment of FIGS. 3 (even frame 2F) and 6 of the present invention is similar to an apparent polarity pattern of the ALS inversion method and the line inversion method.

[0123] FIG. 8 is a diagram illustrating another LCD panel 500 in accordance with example embodiments.

[0124] Referring to FIG. 8, the LCD panel 500 includes a plurality of pixels 510, a first sub gate-line 520_1, a second sub gate-line 520_2, a plurality of gate-lines 530_1 through 530_k, a plurality of odd data-lines 540_1 through 540_5, and a plurality of even data-lines 550_1 through 550_5. The first sub gate-line 520_1, the second sub gate-line 520_2, and the plurality of gate-lines 530_1 through 530_k are collectively referred to as row-lines. According to some example embodiments, the LCD panel 500 further includes a charge-sharing control circuit 560. In the embodiment of FIG. 8, for ease of illustration, five odd data lines 540_1 through 540_5 and five even data lines 550_1 through 550_5 are shown and described. However, the LCD panel 500 may contain another number of data lines without departing from the spirit or scope of the present invention.

[0125] The pixels 510 are arranged in a matrix manner (that is, in rows and columns) at portions corresponding to crossing regions of the first sub gate-line 520_1, the second sub gate-line 520_2, the gate-lines 530_1 through 530_k, the odd data-lines 540_1 through 540_5, and the even data-lines 550_1 through 550_5. Here,

each of the pixels 510 is coupled to the first sub gate-line 520_1, the second sub gate-line 520_2, or one of the gate-lines 530_1 through 530_k via a gate terminal of its switching element (e.g., a TFT). Additionally, each of the pixels 510 is coupled to one of the odd data-lines 540_1 through 540_5 or one of the even data-lines 550_1 through 550_5 via a source terminal of its switching element (e.g., a TFT). As a result, each of the pixels 510 receives a gate signal (i.e., a scan pulse) output from the first sub gate-line 520_1, the second sub gate-line 520_2, or one of the gate-lines 530_1 through 530_k via the gate terminal of its switching element (e.g., a TFT) and receives a data signal output from one of the odd data-lines 540_1 through 540_5 or one of the even data-lines 550_1 through 550_5 via the source terminal of its switching element (e.g., a TFT).

[0126] In the embodiment of FIG. 8, the first sub gate-line 520_1 and the second sub gate-line 520_2 are placed at peripheries of the display area, with the gate-lines 530_1 through 530_k therebetween. In one example embodiment, the first sub gate-line 520_1 is coupled to first row-pixels (for example, even column row-pixels) that are adjacent to a lower side of the first sub gate-line 520_1. Likewise, the second sub gate-line 520_2 is coupled to second row-pixels (for example, odd column row-pixels) that are adjacent to an upper side of the second sub gate-line 520-2.

[0127] The gate-lines 530_1 through 530_k are located (for example, placed) between the first sub gate-line 520_1 and the second sub gate-line 520_2. Further, each gate-line of the gate-lines 530_1 through 530_k is coupled to second row-pixels that are adjacent to an upper side of the gate-line and to first row-pixels that are adjacent to a lower side of the gate-line.

[0128] In other words, each gate-line of the gate-lines 530_1 through 530_k is coupled to the pixels 510 in zig-zag fashion proceeding in the row direction along the gate-line (that is, the gate-line is alternately coupled to a pixel 110 above the gate-line and to a pixel 110 below the gate-line). Here, as described above, first row-pixels correspond to (for example, are or include) even column row-pixels and second row-pixels correspond to (for example, are or include) odd column row-pixels.

[0129] That is, the first sub gate-line 520_1 is coupled to even column row-pixels that are adjacent to a lower side of the first sub gate-line 520_1, the second sub gate-line 520-2 is coupled to odd column row-pixels that are adjacent to an upper side of the second sub gate-line 520_2, and each gate-line of the gate-lines 530_1 through 530_k is coupled to odd column row-pixels that are adjacent to an upper side of the gate-line and even column row-pixels that are adjacent to a lower side of the gate-line.

[0130] In the embodiment of FIG. 8, the pixels 510 coupled to the odd data-lines 540_1 through 540_5 are different from the pixels 510 coupled to the even data-lines 550_1 through 550_5. In other words, when the odd data-lines 540_1 through 540_5 are coupled to second col-

umn-pixels, then the even data-lines 550_1 through 550_5 are coupled to first column-pixels. Here, "column-pixels" describe a plurality of pixels that are common to one column, including a subset of the pixels of one column. For example, in one embodiment, first column-pixels correspond to (for example, are or include) odd row column-pixels and second column-pixels correspond to (for example, are or include) even row column-pixels.

[0131] In other embodiments, first column-pixels correspond to (for example, are or include) even row column-pixels while second column-pixels correspond to (for example, are or include) odd row column-pixels. In FIG. 8, it is illustrated that the odd data-lines 540_1 through 540_5 are coupled to even row column-pixels and that the even data-lines 550_1 through 550_5 are coupled to odd row column-pixels.

[0132] As described above, each of the pixels 510 is coupled to the first sub gate-line 520_1, the second sub gate-line 520_2, or one of the gate-lines 530_1 through 530_k via a gate terminal of its switching element (e.g., a TFT). In addition, each of the pixels 510 is coupled to one of the odd data-lines 540_1 through 540_5 or one of the even data-lines 550_1 through 550_5 via a source terminal of its switching element (e.g., a TFT).

[0133] In each frame, data signals of a first polarity are applied to the odd data-lines 540_1 through 540_5 and data signals of a second polarity (i.e., opposite to the first polarity) are applied to the even data-lines 550_1 through 550_5. As a result, data signals of the same polarity are applied to odd column row-pixels and even column row-pixels with an interval of one horizontal period in the row direction.

[0134] In addition, data signals of alternate polarities are sequentially applied to column-pixels with an interval of one horizontal period in a column direction. That is, the LCD panel 500 substantially receives data signals in a similar way to the column inversion method. For example, in an odd frame, the odd data-lines 540_1 through 540_5 receive data signals of a first polarity and the even data-lines 550_1 through 550_5 receive data signals of a second polarity. Subsequently, in an even frame, the odd data-lines 540_1 through 540_5 receive data signals of the second polarity and the even data-lines 550_1 through 550_5 receive data signals of the first polarity.

[0135] The LCD panel 500 may further include the charge-sharing control circuit 560. The charge-sharing control circuit 560 controls the odd data-lines 540_1 through 540_5 to share electric charges and controls the even data-lines 550_1 through 550_5 to share electric charges. In one example embodiment, the charge-sharing control circuit 560 includes a plurality of first switches OST and a plurality of second switches EST. The first switches OST couple the odd data-lines 540_1 through 540_5 to each other in accordance with a charge-sharing control signal CSC. Likewise, the second switches EST couple the even data-lines 550_1 through 550_5 to each other in accordance with the charge-sharing control signal CSC.

[0136] For example, in one example embodiment, the charge-sharing control signal CSC is a pre charge-sharing (PCS) signal. In addition, the first switches OST and the second switches EST turn on before the pixels 510 coupled to the row-lines (i.e., the first sub gate-line 520_1, the second sub gate-line 520_2, and the gate-lines 530_1 through 530_k) are charged. In another example embodiment, the first switches OST and the second switches EST turn on after the pixels 510 coupled to the row-lines are charged. Thus, the odd data-lines 540_1 through 540_5 share electric charges and the even data-lines 550_1 through 550_5 share electric charges.

[0137] Therefore, the LCD panel 500 having the charge-sharing control circuit 560 may reduce power consumption in cases such as when the data signals have fickle patterns and may enhance charging-characteristics of the pixels 510 to have high performance. In FIG. 8, it is illustrated that the LCD panel 500 includes the charge-sharing control circuit 560. However, the charge-sharing control circuit 560 may be embedded in an integrated circuit (IC) in other embodiments.

[0138] FIG. 9 is a block diagram illustrating an LCD device 1000 in accordance with example embodiments.

[0139] Referring to FIG. 9, the LCD device 1000 includes an LCD panel 100, a source driver 200, a gate driver 300, and a timing controller 400. Although not illustrated in FIG. 9, the LCD device 1000 may further include a gradation voltage generator that generates a plurality of gradation voltages. The gradation voltage generator may be coupled, for example, to the source driver 200.

[0140] The LCD panel 100 displays an image in accordance with data signals output from the source driver 200 and gate signals (i.e., a scan pulse) output from the gate driver 300. The LCD panel 100 includes a plurality of pixels. In a row direction, the pixels are divided into odd column row-pixels and even column row-pixels. In a column direction, the pixels are divided into odd row column-pixels and even row column-pixels.

[0141] As described above, "row-pixels" describe a plurality of pixels that are common to one row (including a subset of the pixels of one row, such as every other pixel) and "column-pixels" describe a plurality of pixels that are common to one column (including a subset of the pixels of one column, such as every other pixel). In the LCD panel 100, data signals of the same polarity are applied to odd column row-pixels and even column row-pixels with an interval of one horizontal period in the row direction. In addition, data signals of opposite polarities are sequentially applied to column-pixels with an interval of one horizontal period in the column direction. For these operations, the LCD panel 100 includes the pixels, the first sub gate-line, the second sub gate-line, the gate-lines, the odd data-lines, and the even data-lines as described earlier (see, for example, FIGS. 1 and 8).

[0142] The pixels are arranged in a matrix manner (that is, in rows and columns) at portions corresponding to crossing regions of the first sub gate-line, the second sub

gate-line, the gate-lines, the odd data-lines, and the even data-lines. The first sub gate-line is coupled to first row-pixels that are adjacent to a lower side of the first sub gate-line and the second sub gate-line is coupled to second row-pixels that are adjacent to an upper side of the second sub gate-line. For instance, first row-pixels may correspond to (for example, are or include) the odd column row-pixels while second row-pixels may correspond to (for example, are or include) the even-column row-pixels.

[0143] The gate-lines are located (for example, placed) between the first sub gate-line and the second sub gate-line. Here, each of the gate-lines is coupled to second row-pixels that are adjacent to an upper side of the each of the gate-lines and first row-pixels that are adjacent to a lower side of the each of the gate-lines. In other words, each of the gate-lines is coupled to the pixels in zigzag fashion proceeding in the row direction along the gate-line.

[0144] The odd data-lines are coupled to second column-pixels that are adjacent to the odd data-lines. The even data-lines are coupled to first column-pixels that are adjacent to the even data-lines. For instance, second column-pixels may correspond to (for example, are or include) the even row column-pixels while first column-pixels may correspond to (for example, are or include) the odd row column-pixels.

[0145] The LCD panel 100 may further include a charge-sharing control circuit. The charge-sharing control circuit controls the odd data-lines to share electric charges and controls the even data-lines to share electric charges.

[0146] As described above, first row-pixels correspond to (for example, are or include) odd column row-pixels and second row-pixels correspond to (for example, are or include) even column row-pixels. In other embodiments, first row-pixels correspond to (for example, are or include) even column row-pixels and second row-pixels correspond to (for example, are or include) odd column row-pixels. Furthermore, as described above, first column-pixels correspond to (for example, are or include) odd row column-pixels and second column-pixels correspond to (for example, are or include) even row column-pixels. In other embodiments, first column-pixels correspond to (for example, are or include) even row column-pixels and second column-pixels correspond to (for example, are or include) odd row column-pixels.

[0147] In the LCD device 1000 of FIG. 9, the source driver 200 applies data signals to the data-lines DL1 through DLm of the LCD panel 100 in accordance with a data control signal DCS. The data control signal DCS is output from the timing controller 400. Here, data signals are generated by selecting gradation voltages generated by the gradation voltage generator (which is part of, or coupled to, the source driver 200). In some example embodiments, the gradation voltage generator may generate pairs of gradation voltages (i.e., one has positive polarity relative to a common voltage and another has neg-

ative polarity relative to the common voltage).

[0148] The source driver 200 determines polarities of data signals by selecting gradation voltages of positive polarity or gradation voltages of negative polarity. Hence, data signals may have positive polarity relative to the common voltage or negative polarity relative to the common voltage.

[0149] In some example embodiments, the data control signal DCS includes a polarity control signal that controls polarities of data signals. In accordance with the polarity control signal, the LCD device 1000 periodically inverts polarities of data signals applied to the data-lines DL1 through DLm. In each frame, for example, the LCD device 1000 may apply data signals of a first polarity to even data-lines and may apply data signals of a second polarity to odd data-lines.

[0150] As described above, the LCD device 1000 inverts polarities of data signals (from a first polarity to a second polarity) provided to the LCD panel 100 with each frame (i.e., when the LCD device 1000 changes display frames from an odd frame to an even frame and from an even frame to an odd frame). For example, the first polarity may correspond to (for example, is) positive polarity while the second polarity corresponds to (for example, is) negative polarity. In other embodiments, the first polarity may correspond to (for example, is) negative polarity while the second polarity corresponds to (for example, is) positive polarity.

[0151] Continuing with the LCD device 1000 of FIG. 9, the gate driver 300 applies gate signals to gate-lines GL1 through GLn of the LCD panel 100 in accordance with a gate control signal GCS. The gate control signal GCS is output from the timing controller 400. In each frame, the gate signals are sequentially shifted (i.e., a scan pulse).

[0152] In addition, the timing controller 400 generates the gate control signal GCS and the data control signal DCS, which control driving timings for the LCD device 1000. In some example embodiments, the timing controller 400 receives a RGB image signal, a horizontal synchronization signal H, a vertical synchronization signal V, a main clock CLK, a data enable signal DES, etc., from an external graphic controller (not part of the LCD device 1000), and generates the gate control signal GCS and the data control signal DCS in accordance with these received signals.

[0153] For example, the gate control signal GCS may include a vertical synchronization start signal that controls an output start timing of gate signals, a gate clock signal that controls an output timing of gate signals, an output enable signal that controls a duration time of gate signals, etc. In addition, the data control signal DCS may include a horizontal synchronization start signal that controls an input start timing of data signals, a load signal that applies data signals to the data-lines DL1 through DLm, a polarity control signal that periodically inverts polarities of the data signals, etc.

[0154] FIG. 10 is a flow chart illustrating a method of driving the LCD device 1000 of FIG. 9.

[0155] Referring to FIG. 10, the LCD device 1000 displays an image in a frame unit. As described above, each frame includes a plurality of horizontal periods. In the method of FIG. 10, data signals of the same polarity are applied to odd column row-pixels and even column row-pixels with an interval of one horizontal period in a row direction (Step S120). Further, data signals of opposite polarities are sequentially applied to column-pixels with an interval of one horizontal period in a column direction (Step S140). Subsequently, polarities of data signals provided to the LCD panel 100 are inverted with each frame (i.e., when the LCD device 1000 changes display frames from an odd frame to an even frame and from an even frame to an odd frame).

[0156] Through Steps S120 and S140, the method of FIG. 10 may reduce or prevent horizontal crosstalk and vertical crosstalk while efficiently reducing power consumption. In detail, horizontal crosstalk may be reduced or prevented because data signals of the same polarity are applied to odd column row-pixels and even column row-pixels with an interval of one horizontal period in a row direction (Step S120). For example, during a first horizontal period, data signals of a first polarity may be concurrently (e.g., simultaneously) applied to odd column row-pixels among a plurality of pixels that constitute a first row. Then, during a second horizontal period, data signals of a first polarity may be concurrently (e.g., simultaneously) applied to even column row-pixels among the pixels that constitute the first row.

[0157] Further, vertical crosstalk may be reduced or prevented because data signals of opposite polarities are sequentially applied to column-pixels with an interval of one horizontal period in a column direction (Step S140). For example, during a first horizontal period, data signals of a first polarity are applied to the first row column-pixels. Then, during a second horizontal period, data signals of a second polarity are applied to the corresponding second row column-pixels. Then, during a third horizontal period, data signals of the first polarity are applied to the corresponding third row column-pixels. Then, during a fourth horizontal period, data signals of the second polarity are applied to the corresponding fourth row column-pixels, etc.

[0158] Steps S120 and S140 may be performed, for example, in a frame unit. That is, in order to reduce or prevent deterioration of liquid crystal capacitors in the pixels due to polarization, the method of FIG. 10 inverts polarities of data signals provided to the LCD panel 100 with each frame (Step S160). For example, in a first frame (e.g., an odd frame), data signals applied to odd data-lines may have a first polarity while data signals applied to even data-lines may have a second polarity. Then, in a second frame (e.g., an even frame), data signals applied to odd data-lines have the second polarity while data signals applied to even data-lines have the first polarity. Then, in a third frame (e.g., an odd frame), data signals applied to odd data-lines have the first polarity while data signals applied to even data-lines have the

second polarity.

[0159] Here, power consumption may be efficiently reduced because polarities of data signals are inverted with respect to alternating data-lines. As described above, a driver polarity pattern of an embodiment of the present invention may be similar to a driver polarity pattern of the column inversion method. On the other hand, because of the characteristics of this embodiment of the present invention, namely that data signals are applied to odd column row-pixels and even column row-pixels with an interval of one horizontal period in a row direction, an apparent polarity pattern of this embodiment of the present invention is similar to an apparent polarity pattern of the ALS inversion method and the line inversion method.

[0160] FIG. 11 is a block diagram illustrating an electric device 1100 having the LCD device 1000 of FIG. 9.

[0161] Referring to FIG. 11, the electric device 1100 includes the LCD device 1000, a processor 1010, a memory device 1020, a storage device 1030, an I/O device 1040, and a power supply 1050. The electric device 1100 may correspond to (for example, be) a digital television, a cellular phone, a smart phone, a computer monitor, etc. In some example embodiments, the electric device 1100 may further include a plurality of ports that communicate with a video card, a sound card, a memory card, a universal serial bus (USB) device, other electric devices, etc.

[0162] In the electric device 1100 of FIG. 11, the processor 1010 performs specific calculations or computing functions for various tasks. For example, the processor 1010 may correspond to (for example, be) a microprocessor, a central processing unit (CPU), etc. The processor 1010 may be coupled to the memory device 1020, the storage device 1030, and the I/O device 1040 via an address bus, a control bus, and/or a data bus. In addition, the processor 1010 may be coupled to an extended bus such as a peripheral component interconnection (PCI) bus.

[0163] The memory device 1020 stores data for operations of the electric device 1100. For example, the memory device 1020 may include at least one volatile memory device such as a dynamic random access memory (DRAM) device, a static random access memory (SRAM) device, etc. and/or at least one non-volatile memory device such as an erasable programmable read-only memory (EPROM) device, an electrically erasable programmable read-only memory (EEPROM) device, a flash memory device, etc.

[0164] The storage device 1030 may correspond to (for example, be) a solid-state drive (SSD), a hard disk drive (HDD), a CD-ROM, etc. The I/O device 1040 may include at least one input device (e.g., a keyboard, keypad, a mouse, etc.) and/or at least one output device (e.g., a printer, a speaker, etc.). In some example embodiments, the LCD device 1000 may be included in the I/O device 1040. The power supply 1050 supplies various voltages for operations of the electric device 1100.

[0165] The LCD device 1000 may communicate with

the processor 1010 via the buses and/or other communication links. As described above, the LCD device 1000 includes the LCD panel 100, the source driver 200, the gate driver 300, and the timing controller 400.

[0166] The LCD panel 100 displays an image using the data signals output from the source driver 200 and gate signals output from the gate driver 300. Here, for example, data signals of the same polarity are applied to odd column row-pixels and even column row-pixels with an interval of one horizontal period in a row direction. Further, data signals of opposite polarities are sequentially applied to column-pixels with an interval of one horizontal period in a column direction.

[0167] For these operations, the LCD panel 100 includes a plurality of pixels, a first sub gate-line, a second sub gate-line, a plurality of gate-lines, a plurality of odd data-lines, and a plurality of even data-lines. In some example embodiments, the LCD panel 100 further includes a charge-sharing control circuit. The LCD device 1000 may be applied to a twisted nematic (TN) mode, a vertical alignment (VA) mode, an in plane switching (IPS) mode, a fringe field switching (FFS) mode, etc.

[0168] Embodiments of the present invention may be applied, for example, to a liquid crystal display (LCD) device and an electric device having the LCD device. Thus, embodiments of the present invention may be applied to a computer monitor, a digital television, a laptop, a digital camera, a video camcorder, a cellular phone, a smart phone, a portable multimedia player (PMP), a personal digital assistant (PDA), a MP3 player, a navigation device, a video phone, etc.

[0169] The foregoing is illustrative of example embodiments and is not to be construed as limiting thereof. Although a few example embodiments have been described, those skilled in the art will readily appreciate that many modifications are possible in the example embodiments without materially departing from the principles of the present invention as defined in the claims.

Claims

1. A liquid crystal display LCD device comprising:

a liquid crystal display LCD panel (100),
a source driver (200);
a gate driver (300);
the LCD panel (100) comprising:

a pixel array comprising a plurality of pixels (110) arranged in rows and columns;
a plurality of gate lines (120_1, 120_2, 130_k) extending in a row direction in the array, wherein each row of pixels is arranged between respective pairs of gate lines of the plurality of gate lines such that there is only one row of pixels between each pair of gate lines;

a plurality of data lines (140_n, 150_n) extending in a column direction in the array, wherein each column of pixels is arranged between respective pairs of data lines of the plurality of data lines such that there is only one column of pixels between each pair of data lines;

each of the pixels being connected to only one of the gate lines and only one of the data lines by a single switching element for each pixel;

wherein a first one of the gate lines on the uppermost side of the pixel array is connected to alternate ones of the pixels along a row that is directly adjacent to the first gate line starting with the pixel in the first column of the pixel array; and

a second one of the gate lines on the lowermost side of the pixel array is connected to alternate ones of the pixels along a row that is directly adjacent to the second gate line starting with the pixel in the second column of the pixel array; and

each intermediate gate line between the first and second gate lines is respectively connected to alternate ones of the pixels along a row that is directly adjacent to an upper side of the intermediate gate line and to alternate ones of the pixels along a row that is directly adjacent to a lower side of the intermediate gate line starting with the pixels in the first column of the pixel array;

wherein the alternate ones of the pixels connected to the first, second and intermediate gate lines are aligned with one another in the columns of the pixel array, such that along alternate columns starting with the first column, the first gate line and the intermediate gate lines are all connected to pixels below the respective gate line and along alternate columns starting with the second column, the intermediate gate lines and the second gate line are all connected to pixels above the respective gate line,

wherein a first one of the data lines (140_1) on a first outermost side of the pixel array is connected to alternate ones of the pixels along a column that is directly adjacent to the first data line (140_1), starting with the pixel in the second row; and

a second one of the data lines (150_5) on a second outermost side of the pixel array is connected to alternate ones of the pixels along a column that is directly adjacent to the second data line (150_5), starting with the pixel in the first row; and

each intermediate data line between the first and second data lines is respectively connected to

the directly adjacent pixels on both sides of the intermediate data line in alternate rows along the column direction, starting with the first row, wherein the source driver (200) is arranged to provide data signals to the data lines in a plurality of data frames; and
 the gate driver (300) is arranged to provide gate signals to the gate lines;
 wherein in a first data frame of the plurality of data frames, the source driver is arranged to provide data signals having first alternate polarities on alternate data lines, and in a second data frame of the plurality of data frames that follows the first frame, the source driver is arranged to provide second alternate polarities which are opposite to the first alternate polarities, on the alternate data lines, and wherein the gate driver is arranged to sequentially turn on the gate lines to apply the data signals to the pixels in the pixel array.

2. A liquid crystal display LCD device comprising:

a liquid crystal display LCD panel (100),
 a source driver (200);
 a gate driver (300);
 the LCD panel (100) comprising:
 a pixel array comprising a plurality of pixels (110) arranged in rows and columns;
 a plurality of gate lines (120_1, 120_2, 130_k) extending in a row direction in the array, wherein each row of pixels is arranged between respective pairs of gate lines of the plurality of gate lines such that there is only one row of pixels between each pair of gate lines;
 a plurality of data lines (140_n, 150_n) extending in a column direction in the array, wherein each column of pixels is arranged between respective pairs of data lines of the plurality of data lines such that there is only one column of pixels between each pair of data lines;
 each of the pixels being connected to only one of the gate lines and only one of the data lines by a single switching element for each pixel;
 wherein a first one of the gate lines on the uppermost side of the pixel array is connected to alternate ones of the pixels along a row that is directly adjacent to the first gate line starting with the pixel in the second column of the pixel array; and
 a second one of the gate lines on the lowermost side of the pixel array is connected to alternate ones of the pixels along a row that is directly adjacent to the second gate

line starting with the pixel in the first column of the pixel array; and

each intermediate gate line between the first and second gate lines is respectively connected to alternate ones of the pixels along a row that is directly adjacent to an upper side of the intermediate gate line and to alternate ones of the pixels along a row that is directly adjacent to a lower side of the intermediate gate line starting with the pixels in the first column of the pixel array;
 wherein the alternate ones of the pixels connected to the first, second and intermediate gate lines are aligned with one another in the columns of the pixel array, such that along alternate columns starting with the first column, the first gate line and the intermediate gate lines are all connected to pixels above the respective gate line and along alternate columns starting with the second column, the intermediate gate lines and the second gate line are all connected to pixels below the respective gate line,
 wherein a first one of the data lines (540_1) on a first outermost side of the pixel array is connected to alternate ones of the pixels along a column that is directly adjacent to the first data line (540_1), starting with the pixel in the second row; and
 a second one of the data lines (550_5) on a second outermost side of the pixel array is connected to alternate ones of the pixels along a column that is directly adjacent to the second data line (550_5), starting with the pixel in the first row; and
 each intermediate data line between the first and second data lines is respectively connected to the directly adjacent pixels on both sides of the intermediate data line in alternate rows along the column direction, starting with the first row, wherein the source driver (200) is arranged to provide data signals to the data lines in a plurality of data frames; and
 the gate driver (300) is arranged to provide gate signals to the gate lines;
 wherein in a first data frame of the plurality of data frames, the source driver is arranged to provide data signals having first alternate polarities on alternate data lines, and in a second data frame of the plurality of data frames that follows the first frame, the source driver is arranged to provide second alternate polarities which are opposite to the first alternate polarities, on the alternate data lines, and wherein the gate driver is arranged to sequentially turn on the gate lines to apply the data signals to the pixels in the pixel array.

3. The LCD device of claim 1 or 2, wherein the first polarity is positive polarity relative to a common voltage and the second polarity is negative polarity relative to the common voltage, or wherein the first polarity is negative polarity relative to a common voltage and the second polarity is positive polarity relative to the common voltage. 5
4. The LCD device of any one of the preceding claims, wherein the data lines comprise odd data lines and even data lines, the LCD panel further comprising a charge-sharing control circuit configured to control the odd data-lines to share electric charges in accordance with a charge-sharing control signal and to control the even data-lines to share electric charges in accordance with the charge-sharing control signal. 10
5. The LCD device of claim 4, wherein the charge-sharing control circuit comprises: 20
 - a plurality of first switches configured to couple the odd data-lines to each other in accordance with the charge-sharing control signal; and
 - a plurality of second switches configured to couple the even data-lines to each other in accordance with the charge-sharing control signal. 25
6. The LCD device of claim 5, wherein the charge-sharing control signal comprises a pre charge-sharing (PCS) signal, and wherein the first switches and the second switches are configured to turn on before or after pixels coupled to the plurality of gate-lines are charged. 30
7. The LCD device of any one of the preceding claims, wherein each switching element is configured to perform switching operations in accordance with a gate signal output from one of the plurality of gate-lines; each pixel further comprising a liquid crystal capacitor configured to control light transmittance of a liquid crystal layer in accordance with a data signal output from one of the data-lines. 35
8. The LCD device of claim 7, wherein the switching element comprises a thin film transistor (TFT) that includes a gate terminal for receiving the gate signal, a source terminal for receiving the data signal, and a drain terminal for outputting the data signal to the liquid crystal capacitor. 40
9. The LCD device of claim 8, wherein each of the pixels further comprises a storage capacitor configured to maintain a charged voltage of the liquid crystal capacitor. 45
10. The LCD device of any one of the preceding claims, wherein 50

the source driver is configured to provide data signals to the LCD panel in accordance with a data control signal;
the gate driver is configured to provide gate signals corresponding to a scan pulse to the LCD panel in accordance with a gate control signal; the LCD device further comprising:

a timing controller configured to generate the data control signal and the gate control signal.

11. A method of driving a liquid crystal display (LCD) device according to any one of the preceding claims, the method comprising: 15

applying data signals of the same polarity to pixels in alternate columns with an interval of one horizontal period in a row direction;
sequentially applying data signals of alternate polarities to pixels in a column with an interval of one horizontal period in a column direction; and
inverting polarities of data signals provided to an LCD panel with each frame. 20

Patentansprüche

1. Flüssigkristallanzeige(*liquid crystal display* - LCD)-Vorrichtung, umfassend: 30

eine Flüssigkristallanzeige(LCD)-Tafel (100),
einen Sourcetreiber (200);
einen Gatetreiber (300);
wobei die LCD-Tafel (100) umfasst: 35

eine Pixelanordnung, die eine Mehrzahl von Pixeln (110) umfasst, die in Zeilen und Spalten angeordnet sind;
eine Mehrzahl von Gatelinien (120_1, 120_2, 130_k), die sich in einer Zeilenrichtung in der Anordnung erstrecken, wobei jede Zeile von Pixeln zwischen entsprechenden Paaren von Gatelinien der Mehrzahl von Gatelinien so angeordnet ist, dass nur eine Zeile von Pixeln zwischen jedem Paar von Gatelinien vorliegt;
eine Mehrzahl von Datenlinien (140_n, 150_n), die sich in einer Spaltenrichtung in der Anordnung erstrecken, wobei jede Spalte von Pixeln zwischen entsprechenden Paaren von Datenlinien der Mehrzahl von Datenlinien so angeordnet ist, dass nur eine Spalte von Pixeln zwischen jedem Paar von Datenlinien vorliegt;
wobei jedes der Pixel mit nur einer der Gatelinien und nur einer der Datenlinien durch ein einzelnes Schaltelement für jedes Pixel 40

verbunden ist;
wobei eine erste der Gatelinien auf der obersten Seite der Pixelanordnung mit alternierenden der Pixel entlang einer Zeile verbunden ist, die der ersten Gatelinie direkt benachbart ist, beginnend mit dem Pixel in der ersten Spalte der Pixelanordnung; und
eine zweite der Gatelinien auf der untersten Seite der Pixelanordnung mit alternierenden der Pixel entlang einer Zeile verbunden ist, die der zweiten Gatelinie direkt benachbart ist, beginnend mit dem Pixel in der zweiten Spalte der Pixelanordnung; und
jede Zwischengatelinie zwischen der ersten und zweiten Gatelinie entsprechend mit alternierenden der Pixel entlang einer Zeile, die einer Oberseite der Zwischengatelinie direkt benachbart ist, und mit alternierenden der Pixel entlang einer Zeile, die einer Unterseite der Zwischengatelinie direkt benachbart ist, verbunden ist, beginnend mit den Pixeln in der ersten Spalte der Pixelanordnung;
wobei die alternierenden der Pixel, die mit der ersten, zweiten und den Zwischengatelinien verbunden sind, in den Spalten der Pixelanordnung miteinander ausgerichtet sind, so dass entlang alternierender Spalten, die mit der ersten Spalte beginnen, die erste Gatelinie und die Zwischengatelinien alle mit Pixeln unterhalb der entsprechenden Gatelinie verbunden sind und entlang alternierender Spalten, die mit der zweiten Spalte beginnen, die Zwischengatelinien und die zweite Gatelinie alle mit Pixeln oberhalb der entsprechenden Gatelinie verbunden sind, wobei eine erste der Datenlinien (140_1) auf einer ersten äußersten Seite der Pixelanordnung mit alternierenden der Pixel entlang einer Spalte verbunden ist, die der ersten Datenlinie (140_1) direkt benachbart ist, beginnend mit dem Pixel in der zweiten Zeile; und
eine zweite der Datenlinien (150_5) auf einer zweiten äußersten Seite der Pixelanordnung mit alternierenden der Pixel entlang einer Spalte verbunden ist, die der zweiten Datenlinie (150_5) direkt benachbart ist, beginnend mit dem Pixel in der ersten Zeile; und
jede Zwischendatenlinie zwischen der ersten und zweiten Datenlinie entsprechend mit den direkt benachbarten Pixeln auf beiden Seiten der Zwischendatenlinie in alternierenden Zeilen entlang der Spaltenrichtung verbunden ist, beginnend mit der ersten Zeile,
wobei der Sourcetreiber (200) so angeordnet ist, dass er den Datenlinien Datensignale in einer Mehrzahl von Datenframes bereitstellt; und der Gatetreiber (300) so angeordnet ist, dass er

den Gatelinien Gatesignale bereitstellt;
wobei in einem ersten Datenframe der Mehrzahl von Datenframes der Sourcetreiber so angeordnet ist, dass er Datensignale, die erste alternierende Polaritäten aufweisen, auf alternierenden Datenlinien bereitstellt, und in einem zweiten Datenframe der Mehrzahl von Datenframes, der auf den ersten Frame folgt, der Sourcetreiber so angeordnet ist, dass er zweite alternierende Polaritäten, die den ersten alternierenden Polaritäten entgegengesetzt sind, auf den alternierenden Datenlinien bereitstellt, und wobei der Gatetreiber so angeordnet ist, dass er die Gatelinien nacheinander einschaltet, um die Datensignale an die Pixel in der Pixelanordnung anzulegen.

2. Flüssigkristallanzeige(LCD)-Vorrichtung, umfassend:

eine Flüssigkristallanzeige(LCD)-Tafel (100),
einen Sourcetreiber (200);
einen Gatetreiber (300);
wobei die LCD-Tafel (100) umfasst:

eine Pixelanordnung, die eine Mehrzahl von Pixeln (110) umfasst, die in Zeilen und Spalten angeordnet sind;
eine Mehrzahl von Gatelinien (120_1, 120_2, 130_k), die sich in einer Zeilenrichtung in der Anordnung erstrecken, wobei jede Zeile von Pixeln zwischen entsprechenden Paaren von Gatelinien der Mehrzahl von Gatelinien so angeordnet ist, dass nur eine Zeile von Pixeln zwischen jedem Paar von Gatelinien vorliegt;
eine Mehrzahl von Datenlinien (140_n, 150_n), die sich in einer Spaltenrichtung in der Anordnung erstrecken, wobei jede Spalte von Pixeln zwischen entsprechenden Paaren von Datenlinien der Mehrzahl von Datenlinien so angeordnet ist, dass nur eine Spalte von Pixeln zwischen jedem Paar von Datenlinien vorliegt;
wobei jedes der Pixel mit nur einer der Gatelinien und nur einer der Datenlinien durch ein einzelnes Schaltelement für jedes Pixel verbunden ist;
wobei eine erste der Gatelinien auf der obersten Seite der Pixelanordnung mit alternierenden der Pixel entlang einer Zeile verbunden ist, die der ersten Gatelinie direkt benachbart ist, beginnend mit dem Pixel in der zweiten Spalte der Pixelanordnung; und
eine zweite der Gatelinien auf der untersten Seite der Pixelanordnung mit alternierenden der Pixel entlang einer Zeile verbunden

ist, die der zweiten Gatelinie direkt benachbart ist, beginnend mit dem Pixel in der ersten Spalte der Pixelanordnung; und

jede Zwischengatelinie zwischen der ersten und zweiten Gatelinie entsprechend mit alternierenden der Pixel entlang einer Zeile, die einer Oberseite der Zwischengatelinie direkt benachbart ist, und alternierenden der Pixel entlang einer Zeile, die einer Unterseite der Zwischengatelinie direkt benachbart ist, verbunden ist, beginnend mit den Pixeln in der ersten Spalte der Pixelanordnung; wobei die alternierenden der Pixel, die mit der ersten, zweiten und den Zwischengatelinien verbunden sind, in den Spalten der Pixelanordnung miteinander ausgerichtet sind, so dass entlang alternierender Spalten, die mit der ersten Spalte beginnen, die erste Gatelinie und die Zwischengatelinien alle mit Pixeln oberhalb der entsprechenden Gatelinie verbunden sind und entlang alternierender Spalten, die mit der zweiten Spalte beginnen, die Zwischengatelinien und die zweite Gatelinie alle mit Pixeln unterhalb der entsprechenden Gatelinie verbunden sind, wobei eine erste der Datenlinien (540_1) auf einer ersten äußersten Seite der Pixelanordnung mit alternierenden der Pixel entlang einer Spalte verbunden ist, die der ersten Datenlinie (540_1) direkt benachbart ist, beginnend mit dem Pixel in der zweiten Zeile; und eine zweite der Datenlinien (550_5) auf einer zweiten äußersten Seite der Pixelanordnung mit alternierenden der Pixel entlang einer Spalte verbunden ist, die der zweiten Datenlinie (550_5) direkt benachbart ist, beginnend mit dem Pixel in der ersten Zeile; und jede Zwischendatenlinie zwischen der ersten und zweiten Datenlinie entsprechend mit den direkt benachbarten Pixeln auf beiden Seiten der Zwischendatenlinie in alternierenden Zeilen entlang der Spaltenrichtung verbunden ist, beginnend mit der ersten Zeile, wobei der Sourcetreiber (200) so angeordnet ist, dass er den Datenlinien Datensignale in einer Mehrzahl von Datenframes bereitstellt; und der Gatetreiber (300) so angeordnet ist, dass er den Gatelinien Gatesignale bereitstellt; wobei in einem ersten Datenframe der Mehrzahl von Datenframes der Sourcetreiber so angeordnet ist, dass er Datensignale, die erste alternierende Polaritäten aufweisen, auf alternierenden Datenlinien bereitstellt, und in einem zweiten Datenframe der Mehrzahl von Datenframes, der auf den ersten Frame folgt, der Sourcetreiber so angeordnet ist, dass er zweite alternierende Polaritäten, die den ersten alternierenden Polaritäten entgegengesetzt sind, auf den alternie-

renden Datenlinien bereitstellt, und wobei der Gatetreiber so angeordnet ist, dass er die Gatelinien nacheinander einschaltet, um die Datensignale an die Pixel in der Pixelanordnung anzulegen.

3. LCD-Vorrichtung nach Anspruch 1 oder 2, wobei die erste Polarität eine positive Polarität bezüglich einer gemeinsamen Spannung ist und die zweite Polarität eine negative Polarität bezüglich der gemeinsamen Spannung ist oder wobei die erste Polarität eine negative Polarität bezüglich einer gemeinsamen Spannung ist und die zweite Polarität eine positive Polarität bezüglich der gemeinsamen Spannung ist.
4. LCD-Vorrichtung nach einem der vorangehenden Ansprüche, wobei die Datenlinien ungerade Datenlinien und gerade Datenlinien umfassen, wobei die LCD-Tafel ferner eine Steuerschaltung zur gemeinsamen Ladungsnutzung umfasst, die dazu ausgestaltet ist, die ungeraden Datenlinien so zu steuern, dass sie elektrische Ladungen gemäß einem Steuersignal zur gemeinsamen Ladungsnutzung gemeinsam nutzen, und die geraden Datenlinien so zu steuern, dass sie elektrische Ladungen gemäß dem Steuersignal zur gemeinsamen Ladungsnutzung gemeinsam nutzen.
5. LCD-Vorrichtung nach Anspruch 4, wobei die Steuerschaltung zur gemeinsamen Ladungsnutzung umfasst:
 - eine Mehrzahl erster Schalter, die dazu ausgestaltet sind, die ungeraden Datenlinien gemäß dem Steuersignal zur gemeinsamen Ladungsnutzung miteinander zu koppeln; und
 - eine Mehrzahl zweiter Schalter, die dazu ausgestaltet sind, die geraden Datenlinien gemäß dem Steuersignal zur gemeinsamen Ladungsnutzung miteinander zu koppeln.
6. LCD-Vorrichtung nach Anspruch 5, wobei das Steuersignal zur gemeinsamen Ladungsnutzung ein der gemeinsamen Ladungsnutzung vorausgehendes (*pre charge-sharing* - PCS) Signal umfasst und wobei die ersten Schalter und die zweiten Schalter dazu ausgestaltet sind, sich einzuschalten, bevor oder nachdem Pixel, die mit der Mehrzahl von Gatelinien gekoppelt sind, geladen werden.
7. LCD-Vorrichtung nach einem der vorangehenden Ansprüche, wobei jedes Schaltelement dazu ausgestaltet ist, Schaltvorgänge gemäß einem Gatesignal auszuführen, das aus einer der Mehrzahl von Gatelinien ausgegeben wird; wobei jedes Pixel ferner einen Flüssigkristallkondensator umfasst, der dazu ausgestaltet ist, eine Lichtübertragung einer Flüssigkristallschicht gemäß ei-

nem Datensignal zu steuern, das aus einer der Datenlinien ausgegeben wird.

8. LCD-Vorrichtung nach Anspruch 7, wobei das Schaltelement einen Dünnschichttransistor (*thin film transistor* - TFT) umfasst, der einen Gateanschluss zum Empfangen des Gatesignals, einen Sourceanschluss zum Empfangen des Datensignals und einen Drainanschluss zum Ausgeben des Datensignals an den Flüssigkristallkondensator enthält. 5
10
9. LCD-Vorrichtung nach Anspruch 8, wobei jedes der Pixel ferner einen Speicherkondensator umfasst, der dazu ausgestaltet ist, eine geladene Spannung des Flüssigkristallkondensators aufrechtzuerhalten. 15
10. LCD-Vorrichtung nach einem der vorangehenden Ansprüche, wobei
der Sourcetreiber dazu ausgestaltet ist, der LCD-Tafel gemäß einem Datensteuersignal Datensignale bereitzustellen; 20
der Gatetreiber dazu ausgestaltet ist, der LCD-Tafel gemäß einem Gatesteuersignal Gatesignale entsprechend einem Abtastimpuls bereitzustellen; wobei die LCD-Vorrichtung ferner Folgendes umfasst: 25

eine Zeitsteuereinrichtung, die dazu ausgestaltet ist, das Datensteuersignal und das Gatesteuersignal zu erzeugen. 30
11. Verfahren zum Ansteuern einer Flüssigkristallanzeige (*liquid crystal display* - LCD)-Vorrichtung nach einem der vorangehenden Ansprüche, wobei das Verfahren umfasst: 35

Anlegen von Datensignalen derselben Polarität an Pixel in alternierenden Spalten mit einem Intervall einer Horizontalperiode in einer Zeilenrichtung; 40
aufeinanderfolgendes Anlegen von Datensignalen alternierender Polaritäten an Pixel in einer Spalte mit einem Intervall einer Horizontalperiode in einer Spaltenrichtung; und
Umkehren von Polaritäten von Datensignalen, die einer LCD-Tafel bereitgestellt werden, mit jedem Frame. 45

Revendications

1. Dispositif d'affichage à cristaux liquides LCD comprenant : 50

un panneau d'affichage à cristaux liquides LCD (100), 55
un pilote de source (200) ;
un pilote de grille (300) ;
le panneau LCD (100) comprenant :

un réseau de pixels comprenant une pluralité de pixels (110) agencés en rangées et en colonnes ;

une pluralité de lignes de grille (120_1, 120_2, 130_k) s'étendant dans une direction de rangée dans le réseau, où chaque rangée de pixels est agencée entre des paires respectives de lignes de grille de la pluralité de lignes de grille de sorte qu'il existe une seule rangée de pixels entre chaque paire de lignes de grille ;

une pluralité de lignes de données (140_n, 150_n) s'étendant dans une direction de colonne dans le réseau, où chaque colonne de pixels est agencée entre des paires respectives de lignes de données de la pluralité de lignes de données de sorte qu'il existe une seule colonne de pixels entre chaque paire de lignes de données ;

chacun des pixels étant relié à une seule ligne des lignes de grille et à une seule ligne des lignes de données par un seul élément de commutation pour chaque pixel ;

dans lequel une première ligne des lignes de grille sur le côté le plus haut du réseau de pixels est reliée à des pixels alternés des pixels le long d'une rangée qui est directement adjacente à la première ligne de grille en commençant par le pixel dans la première colonne du réseau de pixels ; et

une deuxième ligne des lignes de grille sur le côté le plus bas du réseau de pixels est reliée à des pixels alternés des pixels le long d'une rangée qui est directement adjacente à la deuxième ligne de grille en commençant par le pixel dans la deuxième colonne du réseau de pixels ; et

chaque ligne de grille intermédiaire entre les première et deuxième lignes de grille est reliée respectivement à des pixels alternés des pixels le long d'une rangée qui est directement adjacente à un côté supérieur de la ligne de grille intermédiaire et à des pixels alternés des pixels le long d'une rangée qui est directement adjacente à un côté inférieur de la ligne de grille intermédiaire en commençant par les pixels dans la première colonne du réseau de pixels ;

dans lequel les pixels alternés des pixels reliés aux première et deuxième lignes de grille et aux lignes de grille intermédiaires sont alignés les uns avec les autres dans les colonnes du réseau de pixels, de sorte que, le long de colonnes alternées en commençant par la première colonne, la première ligne de grille et les lignes de grille intermédiaires soient toutes reliées à des pixels en dessous de la ligne de grille respective et, le long de colonnes alternées en commen-

çant par la deuxième colonne, les lignes de grille intermédiaires et la deuxième ligne de grille soient toutes reliées à des pixels au-dessus de la ligne de grille respective,

dans lequel une première ligne des lignes de données (140_1) sur le premier côté le plus extérieur du réseau de pixels est reliée à des pixels alternés des pixels le long d'une colonne qui est directement adjacente à la première ligne de données (140_1), en commençant par le pixel dans la deuxième rangée ; et

une deuxième ligne des lignes de données (150_5) sur le deuxième côté le plus extérieur du réseau de pixels est reliée à des pixels alternés des pixels le long d'une colonne qui est directement adjacente à la deuxième ligne de données (150_5), en commençant par le pixel dans la première rangée ; et

chaque ligne de données intermédiaire entre les première et deuxième lignes de données est respectivement reliée aux pixels directement adjacents sur les deux côtés de la ligne de données intermédiaire dans des rangées alternées le long de la direction de colonne, en commençant par la première rangée,

dans lequel le pilote de source (200) est agencé pour fournir des signaux de données aux lignes de données dans une pluralité de trames de données ; et

le pilote de grille (300) est agencé pour fournir des signaux de grille aux lignes de grille ;

dans lequel, dans une première trame de données de la pluralité de trames de données, le pilote de source est agencé pour fournir des signaux de données ayant des premières polarités alternées sur des lignes de données alternées, et dans une deuxième trame de données de la pluralité de trames de données qui suit la première trame, le pilote de source est agencé pour fournir des deuxième polarités alternées qui sont opposées aux premières polarités alternées, sur les lignes de données alternées, et où le pilote de grille est agencé pour activer séquentiellement les lignes de grille pour appliquer les signaux de données aux pixels dans le réseau de pixels.

2. Dispositif d'affichage à cristaux liquides LCD comprenant :

un panneau d'affichage à cristaux liquides LCD (100),

un pilote de source (200) ;

un pilote de grille (300) ;

le panneau LCD (100) comprenant :

un réseau de pixels comprenant une pluralité de pixels (110) agencés en rangées et

en colonnes ;

une pluralité de lignes de grille (120_1, 120_2, 130_k) s'étendant dans une direction de rangée dans le réseau, où chaque rangée de pixels est agencée entre des paires respectives de lignes de grille de la pluralité de lignes de grille de sorte qu'il existe une seule rangée de pixels entre chaque paire de lignes de grille ;

une pluralité de lignes de données (140_n, 150_n) s'étendant dans une direction de colonne dans le réseau, où chaque colonne de pixels est agencée entre des paires respectives de lignes de données de la pluralité de lignes de données de sorte qu'il existe une seule colonne de pixels entre chaque paire de lignes de données ;

chacun des pixels étant relié à une seule ligne des lignes de grille et à une seule ligne des lignes de données par un seul élément de commutation pour chaque pixel ;

dans lequel une première ligne des lignes de grille sur le côté le plus haut du réseau de pixels est reliée à des pixels alternés des pixels le long d'une rangée qui est directement adjacente à la première ligne de grille en commençant par le pixel dans la deuxième colonne du réseau de pixels ; et

une deuxième ligne des lignes de grille sur le côté le plus bas du réseau de pixels est reliée à des pixels alternés des pixels le long d'une rangée qui est directement adjacente à la deuxième ligne de grille en commençant par le pixel dans la première colonne du réseau de pixels ; et

chaque ligne de grille intermédiaire entre les première et deuxième lignes de grille est reliée respectivement à des pixels alternés des pixels le long d'une rangée qui est directement adjacente à un côté supérieur de la ligne de grille intermédiaire et à des pixels alternés des pixels le long d'une rangée qui est directement adjacente à un côté inférieur de la ligne de grille intermédiaire en commençant par les pixels dans la première colonne du réseau de pixels ;

dans lequel les pixels alternés des pixels reliés aux première et deuxième lignes de grille et aux lignes de grille intermédiaires sont alignés les uns avec les autres dans les colonnes du réseau de pixels, de sorte que, le long de colonnes alternées en commençant par la première colonne, la première ligne de grille et les lignes de grille intermédiaires soient toutes reliées à des pixels en dessous de la ligne de grille respective et, le long de colonnes alternées en commençant par la deuxième colonne, les lignes de grille intermédiaires et la deuxième ligne de grille

- soient toutes reliées à des pixels en dessous de la ligne de grille respective,
 dans lequel une première ligne des lignes de données (140_1) sur le premier côté le plus extérieur du réseau de pixels est reliée à des pixels alternés des pixels le long d'une colonne qui est directement adjacente à la première ligne de données (140_1), en commençant par le pixel dans la deuxième rangée ; et
 une deuxième ligne des lignes de données (150_5) sur le deuxième côté le plus extérieur du réseau de pixels est reliée à des pixels alternés des pixels le long d'une colonne qui est directement adjacente à la deuxième ligne de données (150_5), en commençant par le pixel dans la première rangée ; et
 chaque ligne de données intermédiaire entre les première et deuxième lignes de données est respectivement reliée aux pixels directement adjacents sur les deux côtés de la ligne de données intermédiaires dans des rangées alternées le long de la direction de colonne, en commençant par la première rangée,
 dans lequel le pilote de source (200) est agencé pour fournir des signaux de données aux lignes de données dans une pluralité de trames de données ; et
 le pilote de grille (300) est agencé pour fournir des signaux de grille aux lignes de grille ;
 dans lequel, dans une première trame de données de la pluralité de trames de données, le pilote de source est agencé pour fournir des signaux de données ayant des premières polarités alternées sur des lignes de données alternées, et dans une deuxième trame de données de la pluralité de trames de données qui suit la première trame, le pilote de source est agencé pour fournir des deuxième polarités alternées qui sont opposées aux premières polarités alternées, sur les lignes de données alternées, et où le pilote de grille est agencé pour activer séquentiellement les lignes de grille pour appliquer les signaux de données aux pixels dans le réseau de pixels.
3. Dispositif LCD de la revendication 1 ou 2, dans lequel la première polarité est une polarité positive par rapport à une tension commune et la deuxième polarité est une polarité négative par rapport à la tension commune, ou dans lequel la première polarité est une polarité négative par rapport à une tension commune et la deuxième polarité est une polarité positive par rapport à la tension commune.
 4. Dispositif LCD de l'une quelconque des revendications précédentes, dans lequel les lignes de données comprennent des lignes de données impaires et des lignes de données paires, le panneau LCD comprenant en outre un circuit de commande de partage de charge configuré pour commander les lignes de données impaires pour partager des charges électriques conformément à un signal de commande de partage de charge et pour commander les lignes de données paires pour partager des charges électriques conformément au signal de commande de partage de charge.
 5. Dispositif LCD de la revendication 4, dans lequel le circuit de commande de partage de charge comprend :
 - une pluralité de premiers commutateurs configurés pour coupler les lignes de données impaires les unes aux autres conformément au signal de commande de partage de charge ; et
 - une pluralité de deuxième commutateurs configurés pour coupler les lignes de données paires les unes aux autres conformément au signal de commande de partage de charge.
 6. Dispositif LCD de la revendication 5, dans lequel le signal de commande de partage de charge comprend un signal de partage de charge préalable (PCS), et dans lequel les premiers commutateurs et les deuxième commutateurs sont configurés pour s'activer avant ou après la charge des pixels couplés à la pluralité de lignes de grille.
 7. Dispositif LCD de l'une quelconque des revendications précédentes, dans lequel chaque élément de commutation est configuré pour effectuer des opérations de commutation en fonction d'un signal de grille délivré en sortie à partir de l'une de la pluralité de lignes de grille ;
 chaque pixel comprenant en outre un condensateur à cristaux liquides configuré pour commander la transmission de lumière d'une couche de cristaux liquides conformément à un signal de données délivré en sortie à partir de l'une des lignes de données.
 8. Dispositif LCD de la revendication 7, dans lequel l'élément de commutation comprend un transistor à couches minces (TFT) qui comporte une borne de grille pour recevoir le signal de grille, une borne de source pour recevoir le signal de données, et une borne de drain pour délivrer en sortie le signal de données au condensateur à cristaux liquides.
 9. Dispositif LCD de la revendication 8, dans lequel chacun des pixels comprend en outre un condensateur de stockage configuré pour maintenir une tension chargée du condensateur à cristaux liquides.
 10. Dispositif LCD de l'une quelconque des revendications précédentes, dans lequel

le pilote de source est configuré pour fournir des signaux de données au panneau LCD conformément à un signal de commande de données ;
 le pilote de grille est configuré pour fournir des signaux de grille correspondant à une impulsion de balayage au panneau LCD conformément à un signal de commande de grille ; le dispositif LCD comprenant en outre :

une unité de commande de synchronisation configurée pour générer le signal de commande de données et le signal de commande de grille.

11. Procédé de pilotage d'un dispositif d'affichage à cristaux liquides (LCD) selon l'une quelconque des revendications précédentes, le procédé comprenant le fait :

d'appliquer des signaux de données de la même polarité à des pixels dans des colonnes alternées avec un intervalle d'une période horizontale dans une direction de rangée ;
 d'appliquer séquentiellement des signaux de données de polarités alternées à des pixels dans une colonne avec un intervalle d'une période horizontale dans une direction de colonne ; et
 d'inverser des polarités de signaux de données fournis à un panneau LCD avec chaque trame.

30

35

40

45

50

55

FIG. 1




FIG. 2




FIG. 3




FIG. 4

		140_1	150_1	140_2	150_2	140_3	150_3	140_4	150_4	
		DL1	DL2	DL3	DL4	DL5	DL6	DL7	DL8	
1F {	1H	+	-	+	-	+	-	+	-	
	2H	+	-	+	-	+	-	+	-	
	3H	+	-	+	-	+	-	+	-	
	4H	+	-	+	-	+	-	+	-	...
	5H	+	-	+	-	+	-	+	-	
	6H	+	-	+	-	+	-	+	-	
	7H	+	-	+	-	+	-	+	-	
	8H	+	-	+	-	+	-	+	-	
	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	
	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	

FIG. 5A




FIG. 5B




FIG. 5C




FIG. 5D




FIG. 5E




FIG. 6

		140_1	150_1	140_2	150_2	140_3	150_3	140_4	150_4
		DL1	DL2	DL3	DL4	DL5	DL6	DL7	DL8
2F	1H	-	+	-	+	-	+	-	+
	2H	-	+	-	+	-	+	-	+
	3H	-	+	-	+	-	+	-	+
	4H	-	+	-	+	-	+	-	+
	5H	-	+	-	+	-	+	-	+
	6H	-	+	-	+	-	+	-	+
	7H	-	+	-	+	-	+	-	+
	8H	-	+	-	+	-	+	-	+
	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮

FIG. 7A




FIG. 7B




FIG. 7C




FIG. 7D




FIG. 7E




FIG. 8




FIG. 9




FIG. 10





FIG. 11

1100



REFERENCES CITED IN THE DESCRIPTION

This list of references cited by the applicant is for the reader's convenience only. It does not form part of the European patent document. Even though great care has been taken in compiling the references, errors or omissions cannot be excluded and the EPO disclaims all liability in this regard.

Patent documents cited in the description

- US 200718268 A1 [0004]
- EP 1037193 A2 [0004]
- US 2006139281 A1 [0004]
- WO 9912072 A [0004]

专利名称(译)	具有栅极线和数据线耦合到像素的有源矩阵液晶显示面板，其减少串扰和功耗，以及驱动该有源矩阵液晶显示面板的方法		
公开(公告)号	EP2447935B1	公开(公告)日	2017-08-09
申请号	EP2011171204	申请日	2011-06-23
[标]申请(专利权)人(译)	三星显示有限公司		
申请(专利权)人(译)	三星移动显示器有限公司.		
当前申请(专利权)人(译)	三星DISPLAY CO. , LTD.		
[标]发明人	LEE SEUNG KYU LEE DONG HOON KIM CHUL HO PARK JIN WOO		
发明人	LEE, SEUNG-KYU LEE, DONG-HOON KIM, CHUL-HO PARK, JIN-WOO		
IPC分类号	G09G3/36		
CPC分类号	G09G3/3614 G09G3/3648 G09G2300/0426 G09G2310/0248 G09G2320/0209 G09G2320/0247 G09G2330/023 G09G3/3659 G09G3/3688		
优先权	1020100105654 2010-10-28 KR		
其他公开文献	EP2447935A1		
外部链接	Espacenet		

摘要(译)

公开了一种液晶显示 (LCD) 面板。LCD面板包括以行和列布置的多个像素，第一子栅极线耦合到与第一子栅极线的下侧相邻的第一行像素，第二子栅极线耦合到第二子栅极线与第二子栅极线的上侧相邻的行像素，在第一子栅极线与第二子栅极线之间的多条栅极线，与第一列耦合的多条偶数数据线- 与偶数数据线相邻的像素，以及与奇数数据线相邻的第二列像素耦合的多个奇数数据线。这里，多条栅极线中的每条栅极线耦合到与栅极线的下侧相邻的第一行像素和与栅极线的上侧相邻的第二行像素。

