



(11) **EP 2 390 718 A1**

(12) **EUROPEAN PATENT APPLICATION**  
published in accordance with Art. 153(4) EPC

(43) Date of publication:  
**30.11.2011 Bulletin 2011/48**

(51) Int Cl.:  
**G02F 1/1343<sup>(2006.01)</sup> G02F 1/1368<sup>(2006.01)</sup>**

(21) Application number: **09827416.0**

(86) International application number:  
**PCT/JP2009/064029**

(22) Date of filing: **07.08.2009**

(87) International publication number:  
**WO 2010/058635 (27.05.2010 Gazette 2010/21)**

(84) Designated Contracting States:  
**AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO SE SI SK SM TR**

(72) Inventors:  
• **HORIUCHI, Satoshi**  
**Osaka-shi, Osaka 545-8522 (JP)**  
• **YAMADA, Takaharu**  
**Osaka-shi, Osaka 545-8522 (JP)**  
• **HISADA, Yuhko**  
**Osaka-shi, Osaka 545-8522 (JP)**  
• **ITOH, Ryohki**  
**Osaka-shi, Osaka 545-8522 (JP)**

(30) Priority: **19.11.2008 JP 2008295725**

(60) Divisional application:  
**11007653.6**

(74) Representative: **Müller - Hoffmann & Partner**  
**Patentanwälte**  
**Innere Wiener Strasse 17**  
**81667 München (DE)**


(71) Applicant: **Sharp Kabushiki Kaisha**  
**Osaka-shi, Osaka 545-8522 (JP)**

(54) **ACTIVE MATRIX SUBSTRATE, LIQUID CRYSTAL DISPLAY PANEL, LIQUID CRYSTAL DISPLAY DEVICE, METHOD FOR MANUFACTURING ACTIVE MATRIX SUBSTRATE, METHOD FOR MANUFACTURING LIQUID CRYSTAL DISPLAY PANEL AND METHOD FOR DRIVING LIQUID CRYSTAL DISPLAY PANEL**

(57) A high-quality display is achieved by suppressing a disturbance in alignment in a liquid crystal display panel including a substrate structured so that a slit in a pixel electrode intersects with a scanning signal line or an auxiliary capacitor line. An active matrix substrate (10) includes: a pixel electrode (12) having a slit; and an auxiliary capacitor line (14). In a region of intersection be-

tween the slit (15) and the auxiliary capacitor line (14) or a scanning signal line (21), at least a drain line (13) or a data signal line (22) is provided between a layer of the pixel electrode (12) and a layer of the auxiliary capacitor line (14) or of the scanning signal line (21) in such a way as to cover the auxiliary capacitor line (12) or the scanning signal line (21).

F I G. 1



**EP 2 390 718 A1**

## Description

### Technical Field

**[0001]** The present invention relates to active matrix substrates, liquid crystal display panels, liquid crystal display devices, methods for manufacturing active matrix substrates, and methods for manufacturing liquid crystal display panels, in order to display an image by controlling the alignment of liquid crystal molecules and, in particular, to: an active matrix substrate, a liquid crystal display panel, and a liquid crystal display device, each of which is manufactured by a method including a PSA (polymer sustained alignment) treatment; a method for manufacturing an active matrix substrate and a method for manufacturing a liquid crystal display panel, each of which includes a PSA treatment; and a method for driving a liquid crystal display panel.

### Background Art

**[0002]** In recent years, along with the popularization of information equipment, there has been a growing demand for higher levels of performance of display panels (liquid crystal display devices). In a liquid crystal display device, the passage and blockage of transmitted light is controlled by changing the direction of alignment of the liquid crystal molecules according to applied voltage. For the liquid crystal display device to have a higher level of performance, the state of alignment of the liquid crystal molecules in the absence of voltage being applied to the liquid crystals is important. Therefore, for a satisfactory state of alignment, it is necessary to control an initial formed angle (pretilt angle) between the liquid crystal layer and the liquid crystal molecules.

**[0003]** A known example of a method for controlling a pretilt angle is a technique disclosed in Patent Literature 1 listed below, i.e., a technique so called PSA. PSA is a technique by which the direction in which the liquid crystals lean is memorized by mixing polymerizable monomers into the liquid crystals and polymerizing the monomers with light, heat, or the like in the presence of voltage being applied to the liquid crystals. For example, first, a liquid crystal material containing monomers is injected into a cell obtained by so joining two substrates each provided with an alignment film to each other that the alignment films face each other. Then, the monomers are polymerized by irradiating them with ultraviolet rays with the liquid crystal molecules aligned along a predetermined direction, for example, by applying an electric field to the cell.

**[0004]** Thus formed on each of the alignment films is a polymer layer having a tilt. As a result, those liquid crystal molecules in contact with the polymer layer can be fixed with a pretilt angle given thereto. According to PSA, even a pixel structure that is weak in alignment controllability for the purpose of a larger aperture ratio or the like becomes faster in response speed and unlikely

to suffer from a disturbance in liquid crystal alignment, for example, even when pressed with a finger.

**[0005]** Furthermore, at the step of aligning liquid crystal molecules according to PSA (such a step being herein-after called "PSA step"), a method for applying voltage is important because when there is a variation in magnitude of voltage that is applied during ultraviolet irradiation, there occurs a difference in pretilt angle that leads to a variation in transmittance characteristic. For this reason, in Patent Literature 2 listed below, for example, there is proposed a method for manufacturing a liquid crystal display device through a PSA step under a scheme to avoid the influence of a defect in wiring by driving the liquid crystals through the use of a capacitor formed by AC application, i.e., under a Cs-COM voltage application scheme.

**[0006]** According to the method for manufacturing a liquid crystal display device described in Patent Literature 2, a first substrate is provided with a common electrode through which voltage is applied to the entire substrate, and a second substrate has gate bus lines and data bus lines disposed thereon in a matrix manner. Provided at an intersection between two bus lines are a thin-film transistor, a pixel electrode connected thereto, and a Cs bus line that forms a capacitor with the pixel electrode. Further provided in a space between the first and second substrates is a liquid crystal layer formed by filling the space with a liquid crystal composition containing a photosensitive material, with a capacitor formed by the common electrode and the pixel electrode with the liquid crystal layer sandwiched therebetween. Moreover, according to the method for manufacturing a liquid crystal display device described in Patent Literature 2, the liquid crystal layer is irradiated with light by applying AC voltage between the common electrode and the pixel electrode.

**[0007]** Thus, during application of voltage to the liquid crystals, the voltage is written by applying it between two common electrodes, instead of being written through a data bus line. This makes it possible to prevent a problem associated with a defective part made by a breakage or short circuit in a bus line during writing through the data bus line, i.e., to prevent such an obstacle that only the defective part shows a different level of brightness due to a pretilt angle formed in the defective part.

### Citation List

#### Patent Literature 1

**[0008]** Japanese Patent Application Publication, Tokukai, No. 2003-149647 (Publication Date: May 21, 2003)

#### Patent Literature 2

**[0009]** Japanese Patent Application Publication, Tokukai, No. 2003-177408 (Publication Date: June 27, 2003)

## Summary of Invention

## Technical Problem

**[0010]** However, the configuration of Patent Literature 2 poses such a problem that the PSA step under the Cs-COM voltage application scheme causes a disturbance in alignment in a position where a pixel electrode slit and an auxiliary capacitor line cross each other.

**[0011]** In general, the alignment of liquid crystal molecules is controlled, for example, by providing a pixel electrode with a slit, and the alignment of liquid crystal molecules depends on equipotential surfaces that are formed when voltage is applied to the pixel electrode. That is, the inclination of liquid crystal molecules is controlled by the orientation of an electric field. At this time, in a region of intersection between the slit in the pixel electrode and the auxiliary capacitor line, there is a variation in orientation of the electric field due to the potential of the auxiliary capacitor line.

**[0012]** Fig. 9 shows those lines of electric force (indicated by arrows) and equipotential surfaces (indicated by dotted lines) in proximity to a slit between a pixel electrode provided with the slit and a counter substrate, (a) showing those lines of electric force and equipotential surfaces in a region where the slit does not intersect with an auxiliary capacitor line, (b) showing those lines of electric force and equipotential surfaces in a region of intersection between the slit intersects and an auxiliary capacitor line, with the auxiliary capacitor line being equal in potential to a COM potential, (c) showing those lines of electric force and equipotential surfaces in the region of intersection between the slit and the auxiliary capacitor line, with the auxiliary capacitor line being higher in potential than the COM potential.

**[0013]** See the case of those equipotential surfaces and lines of electric forces shown in (a) and (b) of Fig. 9. At respective ends of two pixel electrodes adjacent to each other with a space therebetween, there are lines of electric force inclined from the respective ends toward the center of the space. In this case, it is possible to align liquid crystal molecules along an appropriate direction as will be mentioned later. On the other hand, see the case of those equipotential surfaces and lines of electric forces shown in (c) of Fig. 9. At the respective ends of the two pixel electrodes, there are lines of electric force inclined from the vicinity of the center of the space to positions above the respective ends of the pixel electrodes in directions opposite to the lines of electric force of (b) of Fig. 9. In this case, it is impossible to align liquid crystal molecules along an appropriate direction as will be mentioned later.

**[0014]** Fig. 10 shows the appearance of a disturbance in alignment due to the PSA step under the Cs-COM voltage application scheme near a position where a pixel electrode slit and an auxiliary capacitor line cross each other. In Fig. 10, the white regions indicate regions of normal alignment, and the black stripe pattern indicates

dark lines caused by the disturbance in alignment. Such a disturbance in alignment occurs when, at the PSA step under the Cs-COM voltage application scheme, a potential difference obtained by subtracting the potential of the common electrode ( $V_{com}$ ) from the potential of the auxiliary capacitor line ( $V_{cs}$ ) is equal in polarity to a potential difference obtained by subtracting the potential of the common electrode ( $V_{com}$ ) from the potential of the pixel electrode ( $V_d$ ) and the absolute value of a difference between the potential of the auxiliary capacitor line ( $V_{cs}$ ) and the potential of the common electrode ( $V_{com}$ ) is greater than the absolute value of a difference between the potential of the pixel electrode ( $V_d$ ) and the potential of the common electrode ( $V_{com}$ ) (i.e., when  $V_{cs}-V_{com}$  is equal in polarity to  $V_d-V_{com}$  and  $|V_{cs}-V_{com}| > |V_d-V_{com}|$ ). In this case, the equipotential surfaces are shaped as shown in (c) of Fig. 9 under the influence of the potential of the auxiliary capacitor line below the slit; therefore, it is impossible to give an appropriate pretilt angle to the liquid crystal molecules. Moreover, such equipotential surfaces as those shown in (c) of Fig. 9 pose a further problem when the common electrode of the counter substrate is provided with a liquid crystal alignment control structure.

**[0015]** This problem is discussed in more detail below. Fig. 11 shows the appearance of alignment of liquid crystal molecules in a liquid crystal display device including an auxiliary capacitor line, a pixel electrode having a slit, and a common electrode having a projection, (a) showing the appearance of alignment of liquid crystal molecules during normal driving, (b) showing alignment of liquid crystal molecules as formed by the PSA step under the Cs-COM voltage application scheme. The projection provided on the common electrode is an alignment control structure for controlling the pretilt of liquid crystal molecules, as with the slit formed in the pixel electrode. It should be noted that the alignment control structure provided to the common electrode is not limited to the projection and may be a slit.

**[0016]** In the case of normal driving, as shown in (a) of Fig. 11, such voltage is applied to the common electrode, the pixel electrode, and the auxiliary capacitor line that "Potential of Common Electrode ( $V_{com}$ ) = Potential of Auxiliary Capacitor Line ( $V_{cs}$ )". As a result, those equipotential lines in proximity to the slit provided in the pixel electrode are convex toward the auxiliary capacitor line (which corresponds to (b) of Fig. 9). In this case, those liquid crystals aligned near the projection provided on the common electrode and those liquid crystals aligned near the slit provided in the pixel electrode lean in the same direction, so that there occurs no disturbance in alignment. As a result, there appear no dark lines.

**[0017]** Meanwhile, at the PSA step under the Cs-COM voltage application scheme, as shown in (b) of Fig. 11, such voltage is applied to the common electrode, the pixel electrode, and the auxiliary capacitor line that  $V_{cs}-V_{com}$  is equal in polarity to  $V_d-V_{com}$  and that  $|V_{cs}-V_{com}| > |V_d-V_{com}|$ . As a result, those equipotential lines

in proximity to the slit provided in the pixel electrode are convex toward the common electrode (which corresponds to (c) of Fig. 9) in a direction opposite to the case of normal driving. In this case, those liquid crystals aligned near the projection provided on the common electrode and those liquid crystals aligned near the slit provided in the pixel electrode lean in opposite directions, so that there occurs a disturbance in alignment. As a result, there appear such dark lines as those shown in Fig. 10.

**[0018]** That is, the PSA step under the Cs-COM voltage application scheme cannot form a pretilt angle unidirectionally within a single domain formed by aligning liquid crystal molecules along a predetermined direction within a single pixel.

**[0019]** Therefore, after the conventional PSA step, the pretilt angle is fixed in the state shown in (b) of Fig. 11, and the dark lines of Fig. 10 appear even during normal driving, thus ending up inviting deterioration in display quality.

**[0020]** Further, even during normal driving of a liquid crystal display device manufactured by a manufacturing method not including a PSA step, there occurs a disturbance in alignment of those liquid crystals in proximity to a slit provided in a pixel electrode and intersecting with an auxiliary capacitor line, when such voltage is applied to the auxiliary capacitor line that (Potential of Auxiliary Capacitor Line - Potential of Common Electrode) is equal in polarity to (Potential of Pixel Electrode - Potential of Common Electrode) and that  $|\text{Potential of Auxiliary Capacitor Line} - \text{Potential of Common Electrode}| > |\text{Potential of Pixel Electrode} - \text{Potential of Common Electrode}|$ . After all, there appear such dark lines as those shown in Fig. 10.

**[0021]** Furthermore, when, in a liquid crystal display device having such a structure that a scanning signal line is disposed below a pixel electrode and a slit provided in the pixel electrode intersects with the scanning signal line, such voltage is applied to the scanning signal line that (Potential of Auxiliary Capacitor Line - Potential of Common Electrode) is equal in polarity to (Potential of Pixel Electrode - Potential of Common Electrode) and that  $|\text{Potential of Auxiliary Capacitor Line} - \text{Potential of Common Electrode}| > |\text{Potential of Pixel Electrode} - \text{Potential of Common Electrode}|$ , there occurs a disturbance in alignment of those liquid crystals in proximity to the slit provided in the pixel electrode and intersecting with the scanning signal line. After all, there appear such dark lines as those shown in Fig. 10.

**[0022]** The present invention has been made in view of the foregoing problems, and it is an object of the present invention to provide an active matrix substrate, a liquid crystal display panel, a liquid crystal display device, a method for manufacturing an active matrix substrate, a method for manufacturing a liquid crystal display panel, and a method for driving a liquid crystal display panel, each of which can achieve a high-quality display suppressing a disturbance in alignment of liquid crystals.

#### Solution to Problem

**[0023]** In order to solve the foregoing problems, an active matrix substrate according to the present invention is an active matrix substrate including: a plurality of scanning signal lines; a plurality of signal wires disposed in such a way as to intersect with the scanning signal lines; a pixel section constituted by pixel electrode sections each provided in correspondence with a combination of each of the scanning signal lines and each of the signal wires, the pixel section having an alignment control space section that controls a state of alignment of liquid crystal molecules; a switching element that switches a signal wire as one of the signal wires and a pixel electrode section as one of the pixel electrode sections into a conducting state or a non-conducting state in accordance with a scanning signal supplied from a scanning signal line as one of the scanning signal lines; a metal wire, connected to the switching element, through which when the switching element is in a conducting state, a data signal from the signal wire is supplied to the pixel electrode section; and an auxiliary capacitor line that forms a capacitor with the pixel electrode section, in a region of intersection between the alignment control space section and the auxiliary capacitor line or the scanning signal line, a metal layer being provided between a layer of the pixel section and a layer of the scanning signal line in such a way as to cover at least the auxiliary capacitor line or the scanning signal line.

**[0024]** According to the foregoing configuration, the active matrix substrate includes: a plurality of scanning signal lines; a plurality of signal wires disposed in such a way as to intersect with the scanning signal lines; a pixel section constituted by pixel electrode sections each provided in correspondence with a combination of each of the scanning signal lines and each of the signal wires, the pixel section having an alignment control space section that controls a state of alignment of liquid crystal molecules.

**[0025]** The pixel electrode sections may each be constituted by a single pixel electrode or a plurality of subpixel electrodes. Further, the pixel section corresponds to the group of pixel electrode sections provided at the points of intersection between the scanning signal lines and the signal wires. Moreover, the pixel section has, as an alignment control space section that changes a state of alignment of liquid crystal molecules, an ordinary slit or a fine slit provided in each of the pixel electrodes constituting the pixel electrode sections. Alternatively, the pixel section may have as an alignment control space section a space between pixel electrode sections constituting the pixel section.

**[0026]** Further, according to the foregoing configuration, the active matrix substrate includes: a switching element that switches a signal wire as one of the signal wires and a pixel electrode section as one of the pixel electrode sections into a conducting state or a non-conducting state in accordance with a scanning signal sup-

plied from a scanning signal line as one of the scanning signal lines; a metal wire, connected to the switching element, through which when the switching element is in a conducting state, a data signal from the signal wire is supplied to the pixel electrode section; and an auxiliary capacitor line that forms a capacitor with the pixel electrode section.

**[0027]** The switching element is constituted, for example, by a TFT, and each of the pixel electrode sections has such a switching element provided between the pixel electrode section and the signal wire. The switching element carries out switching in accordance with a signal from the scanning signal line to switch the electrical connection between the pixel electrode section and the signal wire, i.e., to switch the pixel electrode section and the signal wire between a conducting state and a non-conducting state. The switching element is electrically connected to the pixel electrode section through the metal wire and, in a conducting state, a voltage corresponding to a data signal from the signal wire is supplied to the pixel electrode section. The metal wire is constituted, for example, as a drain line extending from the drain electrode of the TFT. Furthermore, the auxiliary capacitor line is provided to form a capacitor with the pixel electrode section.

**[0028]** Moreover, according to the foregoing configuration, in a region of intersection between the alignment control space section and the auxiliary capacitor line or the scanning signal line, a metal layer is provided between a layer of the pixel section and a layer of the auxiliary capacitor line or of the scanning signal line in such a way as to cover at least the auxiliary capacitor line or the scanning signal lines. Examples of the metal layer include the metal wire extending from the drain electrode, the signal wire, an intermediate electrode, or a shield metal formed totally independently. The term "intermediate electrode" here means an electrode, connected to a pixel electrode through a contact hole, which is equal in potential to the pixel electrode.

**[0029]** Conventionally, in the case of manufacture of a liquid crystal display panel having a liquid crystal layer provided between an active matrix substrate and a counter substrate, a PSA step may be carried out to form a pretilt angle of liquid crystal molecules. However, in a liquid crystal display panel including an auxiliary capacitor line, such relationships hold during the PSA step that (Potential of Auxiliary Capacitor Line - Potential of Common Electrode) is equal in polarity to (Potential of Pixel Electrode - Potential of Common Electrode) and that  $|\text{Potential of Auxiliary Capacitor Line} - \text{Potential of Common Electrode}| > |\text{Potential of Pixel Electrode} - \text{Potential of Common Electrode}|$ ; therefore, due to the influence of those equipotential surfaces formed in an area of the liquid crystal layer around the alignment control space section, there occurs a defect in alignment of liquid crystal molecules, and the defect in alignment causes deterioration in display quality.

**[0030]** Further, conventionally, when, during normal

driving of a liquid crystal display device having an intersection between an alignment control space section and an auxiliary capacitor line (or a scanning signal line), as well as a liquid crystal display device subjected to the PSA step, such voltage is applied to the auxiliary capacitor line (or the scanning signal line) that (Potential of Auxiliary Capacitor Line (or Scanning Signal Line) - Potential of Common Electrode) is equal in polarity to (Potential of Pixel Electrode - Potential of Common Electrode) and that  $|\text{Potential of Auxiliary Capacitor Line (or Scanning Signal Line) - Potential of Common Electrode}| > |\text{Potential of Pixel Electrode} - \text{Potential of Common Electrode}|$ , there occurs a disturbance in alignment of an area of the liquid crystal layer around the alignment control space section intersecting with the auxiliary capacitor line (or the scanning signal line) and, after all, the disturbance in alignment causes deterioration in display quality.

**[0031]** On the other hand, the active matrix substrate of the present invention thus configured allows at least the auxiliary capacitor line or the scanning signal line to be covered by the metal layer so that there is no direct overlap between (i) the open region of the alignment control space section, i.e., of a slit or of a space between pixel electrodes and (ii) the auxiliary capacitor line or the scanning signal line.

**[0032]** Such a configuration allows the potential of the metal layer to be set during the PSA step or during normal driving, for example, to form any one of the following states of potential: a first state of potential where a potential difference obtained by subtracting the potential of the common electrode from the potential of the metal layer is opposite in polarity to a potential difference obtained by subtracting the potential of the common electrode from the potential of the pixel electrode; a second state of potential where the potential of the metal layer is equal to the potential of the common electrode; and a third state of potential where the potential difference obtained by subtracting the potential of the common electrode from the potential of the metal layer is equal in polarity to the potential difference obtained by subtracting the potential of the common electrode from the potential of the pixel electrode section and where the absolute value of a difference between the potential of the pixel electrode section and the potential of the common electrode is greater than or equal to the absolute value of a difference between the potential of the metal layer and the potential of the common electrode.

**[0033]** Thus, in the region of intersection between the alignment control space section and the auxiliary capacitor line (or the scanning signal line), the metal layer whose potential has been set to form the first, second, or third state of potential is placed between the layer of the auxiliary capacitor line (or of the scanning signal line) and the layer of the pixel electrode; therefore, the influence of the potential of the auxiliary capacitor line (or of the scanning signal line) during the PSA step or during normal driving can be blocked.

**[0034]** Therefore, the active matrix substrate according to the present invention makes it possible, during manufacture of a liquid crystal display panel, to keep the alignment of liquid crystal molecules good and align the liquid crystal molecules appropriately, with no influence on the alignment of the liquid crystal molecules by those equipotential surfaces formed in an area of the liquid crystal layer around the alignment control space section intersecting with the auxiliary capacitor line (or the scanning signal line), thus bringing about an effect of achieving an improvement in display quality of the liquid crystal display panel.

**[0035]** Further, a method according to the present invention for manufacturing an active matrix substrate is a method for manufacturing an active matrix substrate including (i) a plurality of scanning signal lines, (ii) a plurality of signal wires disposed in such a way as to intersect with the scanning signal lines, (iii) a pixel section constituted by pixel electrode sections each provided in correspondence with a combination of each of the scanning signal lines and each of the signal wires, the pixel section having an alignment control space section that controls a state of alignment of liquid crystal molecules, (iv) a switching element that switches a signal wire as one of the signal wires and a pixel electrode section as one of the pixel electrode sections into a conducting state or a non-conducting state in accordance with a scanning signal supplied from a scanning signal line as one of the scanning signal lines, (v) a metal wire, connected to the switching element, through which when the switching element is in a conducting state, a data signal from the signal wire is supplied to the pixel electrode section, and (vi) an auxiliary capacitor line that forms a capacitor with the pixel electrode section, the method including the step of, in a region of intersection between the alignment control space section and the auxiliary capacitor line or the scanning signal line, forming a metal layer in such a way that the metal layer covers at least the auxiliary capacitor line or the scanning signal line.

**[0036]** The foregoing configuration brings about the same effects as an active matrix substrate according to the present invention.

**[0037]** In order to solve the foregoing problems, an active matrix substrate according to the present invention is an active matrix substrate including: a plurality of scanning signal lines; a plurality of signal wires disposed in such a way as to intersect with the scanning signal lines; a pixel section constituted by pixel electrode sections each provided in correspondence with a combination of each of the scanning signal lines and each of the signal wires, the pixel section having an alignment control space section that controls a state of alignment of liquid crystal molecules; a switching element that switches a signal wire as one of the signal wires and a pixel electrode section as one of the pixel electrode sections into a conducting state or a non-conducting state in accordance with a scanning signal supplied from a scanning signal line as one of the scanning signal lines; and a metal wire, con-

nected to the switching element, through which when the switching element is in a conducting state, a data signal from the signal wire is supplied to the pixel electrode section, in a region of intersection between the alignment control space section and the scanning signal line, a metal layer being provided between a layer of the pixel section and a layer of the scanning signal line in such a way as to cover at least the scanning signal line.

**[0038]** According to the foregoing configuration, the active matrix substrate includes: a plurality of scanning signal lines; a plurality of signal wires disposed in such a way as to intersect with the scanning signal lines; a pixel section constituted by pixel electrode sections each provided in correspondence with a combination of each of the scanning signal lines and each of the signal wires, the pixel section having an alignment control space section that controls a state of alignment of liquid crystal molecules.

**[0039]** The pixel electrode sections may each be constituted by a single pixel electrode or a plurality of subpixel electrodes. Further, the pixel section corresponds to the group of pixel electrode sections provided at the points of intersection between the scanning signal lines and the signal wires. Moreover, the pixel section has, as an alignment control space section that changes a state of alignment of liquid crystal molecules, an ordinary slit or a fine slit provided in each of the pixel electrode sections constituting the pixel section. Alternatively, the pixel section may have as an alignment control space section a space between pixel electrode sections constituting the pixel section.

**[0040]** Further, according to the foregoing configuration, the active matrix substrate includes: a switching element that switches a signal wire as one of the signal wires and a pixel electrode section as one of the pixel electrode sections into a conducting state or a non-conducting state in accordance with a scanning signal supplied from a scanning signal line as one of the scanning signal lines; and a metal wire, connected to the switching element, through which when the switching element is in a conducting state, a data signal from the signal wire is supplied to the pixel electrode section.

**[0041]** The switching element is constituted, for example, by a TFT, and each of the pixel electrode sections has such a switching element provided between the pixel electrode section and the signal wire. The switching element carries out switching in accordance with a signal from the scanning signal line to switch the electrical connection between the pixel electrode section and the signal wire, i.e., to switch the pixel electrode section and the signal wire between a conducting state and a non-conducting state. The switching element is electrically connected to the pixel electrode section through the metal wire and, in a conducting state, a voltage corresponding to a data signal from the signal wire is supplied to the pixel electrode section. The metal wire is constituted, for example, as a drain line extending from the drain electrode of the TFT.

**[0042]** Moreover, according to the foregoing configuration, in a region of intersection between the alignment control space section and the scanning signal line, a metal layer is provided between a layer of the pixel section and a layer of the scanning signal line in such a way as to cover at least the scanning signal line. Examples of the metal layer include the metal wire extending from the drain electrode, the signal wire, an intermediate electrode, or a shield metal formed totally independently.

**[0043]** Conventionally, when, during normal driving or manufacturing process of a liquid crystal display device having an intersection between an alignment control space section and a scanning signal line, such voltage is applied to the scanning signal line that (Potential of Scanning Signal Line - Potential of Common Electrode) is equal in polarity to (Potential of Pixel Electrode - Potential of Common Electrode) and that  $|\text{Potential of Scanning Signal Line} - \text{Potential of Common Electrode}| > |\text{Potential of Pixel Electrode} - \text{Potential of Common Electrode}|$ , there occurs a disturbance in alignment of an area of the liquid crystal layer around the alignment control space section intersecting with the scanning signal line, and the disturbance in alignment causes deterioration in display quality.

**[0044]** On the other hand, the active matrix substrate of the present invention thus configured allows at least the scanning signal line to be covered by the metal layer so that there is no direct overlap between (i) the open region of the alignment control space section, i.e., of a slit or of a space between pixel electrodes and (ii) the scanning signal line. This metal layer is a metal layer whose potential can be set, for example, to form a first state of potential where a potential difference obtained by subtracting the potential of the common electrode from the potential of the metal layer is opposite in polarity to a potential difference obtained by subtracting the potential of the common electrode from the potential of the pixel electrode; a second state of potential where the potential of the metal layer is equal to the potential of the common electrode; or a third state of potential where the potential difference obtained by subtracting the potential of the common electrode from the potential of the metal layer is equal in polarity to the potential difference obtained by subtracting the potential of the common electrode from the potential of the pixel electrode section and where the absolute value of a difference between the potential of the pixel electrode section and the potential of the common electrode is greater than or equal to the absolute value of a difference between the potential of the metal layer and the potential of the common electrode.

**[0045]** Thus, in the region of intersection between the alignment control space section and the scanning signal line, the metal layer whose potential has been set to form the first, second, or third state of potential is placed between the layer of the scanning signal line and the layer of the pixel electrode; therefore, the influence of the potential of the scanning signal line can be blocked.

**[0046]** Therefore, the active matrix substrate according to the present invention makes it possible, during manufacture of a liquid crystal display panel, to keep the alignment of liquid crystal molecules good and align the liquid crystal molecules appropriately, with no influence on the alignment of the liquid crystal molecules by those equipotential surfaces formed in an area of the liquid crystal layer around the alignment control space section intersecting with the scanning signal line, thus bringing about an effect of achieving an improvement in display quality of the liquid crystal display panel.

**[0047]** Further, a method according to the present invention for manufacturing an active matrix substrate is a method for manufacturing an active matrix substrate including (i) a plurality of scanning signal lines, (ii) a plurality of signal wires disposed in such a way as to intersect with the scanning signal lines, (iii) a pixel section constituted by pixel electrode sections each provided in correspondence with a combination of each of the scanning signal lines and each of the signal wires, the pixel section having an alignment control space section that controls a state of alignment of liquid crystal molecules, (iv) a switching element that switches a signal wire as one of the signal wires and a pixel electrode section as one of the pixel electrode sections into a conducting state or a non-conducting state in accordance with a scanning signal supplied from a scanning signal line as one of the scanning signal lines, and (v) a metal wire, connected to the switching element, through which when the switching element is in a conducting state, a data signal from the signal wire is supplied to the pixel electrode section, the method including the step of, in a region of intersection between the alignment control space section and the scanning signal line, forming a metal layer between a layer of the pixel section and a layer of the scanning signal line in such a way that the metal layer covers at least the scanning signal line.

**[0048]** The foregoing configuration brings about the same effects as an active matrix substrate according to the present invention.

**[0049]** Further, the active matrix substrate according to the present invention is preferably configured such that the metal layer is constituted to include at least either the metal wire or the signal wire.

**[0050]** The foregoing configuration makes it possible to concurrently form the metal layer in the manufacturing step of forming the metal wire or the signal wire.

**[0051]** This makes it possible to form the metal layer without an increase in the number of manufacturing steps, thus bringing down manufacturing costs.

**[0052]** Further, the active matrix substrate according to the present invention is preferably configured such that the alignment control space section is a long narrow hole formed individually in the pixel electrode section.

**[0053]** Further, the active matrix substrate according to the present invention is preferably configured such that the alignment control space section is a space formed between one and another of the plurality of pixel electrode

sections constituting the pixel section.

**[0054]** Further, the active matrix substrate according to the present invention is preferably configured such that the alignment control space section is a long narrow hole formed by making a cut in the pixel electrode section.

**[0055]** Further, the active matrix substrate according to the present invention is preferably configured such that the pixel electrode section is a multi-pixel electrode including a plurality of subpixel electrodes and is driven by a pixel division method.

**[0056]** According to the foregoing configuration, the pixel electrode section is a multi-pixel electrode composed of a plurality of subpixel electrodes and is driven by a pixel division method.

**[0057]** This makes it possible to express a halftone by composing each pixel of a high-luminance subpixel and a low-luminance subpixel, thus improving the dependence of gamma characteristics on viewing angles (e.g., excess brightness). Moreover, the provision of the active matrix substrate makes it possible to prevent a defect in alignment in the region of intersection between the alignment control space section and the auxiliary capacitor line during the PSA step and actual driving, so that there is no deterioration in display quality.

**[0058]** Further, the active matrix substrate according to the present invention is preferably configured such that in the region of intersection between the alignment control space section and the auxiliary capacitor line, a drain line serving as the metal wire and extending from the switching element formed in a corner portion of the pixel electrode section to the auxiliary capacitor line disposed in such a way as to pass transversely across the pixel electrode section is provided with a covering section that covers at least the auxiliary capacitor line.

**[0059]** Further, the active matrix substrate according to the present invention is preferably configured such that: the scanning signal line is disposed in such a way as to pass transversely across the pixel electrode section; the auxiliary capacitor line is disposed in such a way as to pass transversely across the pixel electrode section substantially in parallel with the scanning signal line; a drain line serving as the metal wire extends from the switching element formed in the pixel electrode section to at least either the region of intersection between the alignment control space section and the auxiliary capacitor line disposed in such a way as to pass transversely across the pixel electrode section or the region of intersection between the alignment control space section and the scanning signal line; and a covering section that covers at least the auxiliary capacitor line and the scanning signal line in the respective regions is provided as part of the drain line.

**[0060]** Further, the active matrix substrate according to the present invention is preferably configured such that: the scanning signal line is disposed in such a way as to pass transversely along an edge of the pixel electrode section; the auxiliary capacitor line is disposed in such a way as to pass transversely across a center of

the pixel electrode section substantially in parallel with the scanning signal line; and a drain line serving as the metal wire and extending from the switching element formed in a corner portion of the pixel electrode section to at least either the region of intersection between the alignment control space section and the auxiliary capacitor line disposed in such a way as to pass transversely across the pixel electrode section or the region of intersection between the alignment control space section and the scanning signal line is provided with a covering section that covers at least the auxiliary capacitor line and the scanning signal line in the respective regions.

**[0061]** Further, the active matrix substrate according to the present invention is preferably configured such that: the scanning signal line is disposed in such a way as to pass transversely across a center of the pixel electrode section; the auxiliary capacitor line is disposed in such a way as to pass transversely along an edge of the pixel electrode section substantially in parallel with the scanning signal line; and a drain line serving as the metal wire and extending from the switching element formed in a side edge portion of the pixel electrode section to at least either the region of intersection between the alignment control space section and the auxiliary capacitor line disposed in such a way as to pass transversely across the pixel electrode section or the region of intersection between the alignment control space section and the scanning signal line is provided with a covering section that covers at least the auxiliary capacitor line and the scanning signal line in the respective regions.

**[0062]** Further, the active matrix substrate according to the present invention is preferably configured such that the pixel electrode section has its longer sides extending substantially in parallel with the scanning signal line.

**[0063]** Further, the active matrix substrate according to the present invention is preferably configured such that: the auxiliary capacitor line is provided in such a way as to overlap a site where another alignment control space section adjoining the alignment control space section within each of the pixel electrode sections are close to the alignment control space section at a sharp angle; and in the region of intersection between the auxiliary capacitor line and those of the other alignment control space section and the alignment control space section, a drain line serving as the metal wire and extending from the switching element formed in a corner portion of the pixel electrode section to the auxiliary capacitor line is provided with a covering section that covers at least the auxiliary capacitor line.

**[0064]** Further, the active matrix substrate according to the present invention is preferably configured such that: the auxiliary capacitor line is provided in such a way as to pass transversely across the alignment control space section formed as a space between the plurality of pixel electrode sections; and in the region of intersection between the alignment control space section and the auxiliary capacitor line, a drain line serving as the metal wire and extending from the switching element formed

in a corner portion of the pixel electrode section to the auxiliary capacitor line is provided with a covering section that covers at least the auxiliary capacitor line.

**[0065]** Further, the active matrix substrate according to the present invention is preferably configured such that: the auxiliary capacitor line is provided in such a way as to pass transversely across the alignment control space section formed as a space between the plurality of pixel electrode sections; and in the region of intersection between the alignment control space section and the auxiliary capacitor line, a data signal line serving as the signal line and extending from the switching element formed in a corner portion of the pixel electrode section in such a way as to intersect with the auxiliary capacitor line is provided with a covering section that covers at least the auxiliary capacitor line.

**[0066]** Further, the active matrix substrate according to the present invention is preferably configured such that in the region of intersection between the alignment control space section and the scanning signal line, a drain line serving as the metal wire and extending from the switching element formed in the pixel electrode section to the scanning signal line disposed in such a way as to pass transversely across the pixel electrode section is provided with a covering section that covers at least the scanning signal line.

**[0067]** A liquid crystal display panel according to the present invention includes: such an active matrix substrate as described above; a counter substrate provided with a common electrode; and a liquid crystal layer sandwiched between the active matrix substrate and the counter substrate.

**[0068]** According to the foregoing configuration, the active matrix substrate can block the influence of the potential of the scanning signal line or of the auxiliary capacitor line in the region of intersection between the alignment control section and the scanning signal line or the auxiliary capacitor line during normal driving or at the PSA step in the process of manufacture. This makes it possible to keep the alignment of liquid crystal molecules good and align the liquid crystal molecules appropriately, thus making it possible to achieve a liquid crystal display panel of high display quality.

**[0069]** The liquid crystal display panel according to the present invention is preferably configured such that the counter substrate includes an alignment control section that controls a state of alignment of liquid crystal molecules.

**[0070]** In the liquid crystal display panel thus configured, the counter substrate includes an alignment control section. The alignment control section may be, but is not particularly limited to, a rib or a slit.

**[0071]** This allows the alignment of liquid crystal molecules within the liquid crystal layer to be controlled, i.e., the liquid crystal molecules to be given a desired alignment. Moreover, the provision of the active matrix substrate makes it possible to prevent a defect in alignment in the region of intersection between the alignment con-

trol space section and the scanning signal line or the auxiliary capacitor line during normal driving, at the PSA step in the process of manufacture, etc., so that there is no deterioration in display quality.

5 **[0072]** A liquid crystal display device according to the present invention includes: such a liquid crystal display panel as described above; and a driving circuit that drives the liquid crystal display panel.

10 **[0073]** According to the foregoing configuration, the active matrix substrate can block the influence of the potential of the scanning signal line or of the auxiliary capacitor line in the region of intersection between the alignment control section and the scanning signal line or the auxiliary capacitor line during normal driving or at the PSA step in the process of manufacture. This makes it possible to keep the alignment of liquid crystal molecules good and give an appropriate pretilt angle to the liquid crystal molecules, thus making it possible to achieve a liquid crystal display device of high display quality.

20 **[0074]** A method according to the present invention for manufacturing a liquid crystal display panel is a method for manufacturing such a liquid crystal display panel as described above, the method preferably including a polymer alignment supporting step of giving a pretilt angle to liquid crystal molecules of the liquid crystal layer by polymerizing monomers mixed in advance into the liquid crystal layer, with voltage being applied to the liquid crystal layer in any one of the following states of potential: a first state of potential where a potential difference obtained by subtracting a potential of the common electrode from a potential of the metal layer is opposite in polarity to a potential difference obtained by subtracting the potential of the common electrode from a potential of the pixel electrode section; a second state of potential where the potential of the metal layer is equal to the potential of the common electrode; and a third state of potential where the potential difference obtained by subtracting the potential of the common electrode from the potential of the metal layer is equal in polarity to the potential difference obtained by subtracting the potential of the common electrode from the potential of the pixel electrode section and where an absolute value of a difference between the potential of the pixel electrode section and the potential of the common electrode is greater than or equal to an absolute value of a difference between the potential of the metal layer and the potential of the common electrode.

35 **[0075]** The foregoing configuration allows the scanning signal line or the auxiliary capacitor line to be covered by the metal layer so that there is no direct overlap between (i) the open region of the alignment control space section, i.e., of a slit or of a space between pixel electrodes and (ii) the scanning signal line or the auxiliary capacitor line.

40 **[0076]** Moreover, at the polymer alignment supporting step, i.e., at the PSA step, the potential of the metal layer can be set to form the first state of potential where the potential difference obtained by subtracting the potential

of the common electrode from the potential of the metal layer is opposite in polarity to the potential difference obtained by subtracting the potential of the common electrode from the potential of the pixel electrode section, the second state of potential where the potential of the metal layer is equal to the potential of the common electrode, or the third state of potential where the potential difference obtained by subtracting the potential of the common electrode from the potential of the metal layer is equal in polarity to the potential difference obtained by subtracting the potential of the common electrode from the potential of the pixel electrode section and where the absolute value of the difference between the potential of the pixel electrode section and the potential of the common electrode is greater than or equal to the absolute value of the difference between the potential of the metal layer and the potential of the common electrode.

**[0077]** Thus, in the region of intersection between the alignment control space section and the scanning signal line or the auxiliary capacitor line, the metal layer whose potential has been set to form the first, second, or third state of potential is placed between the layer of the scanning signal line or of the auxiliary capacitor line and the layer of the pixel electrode; therefore, the influence of the potential of the scanning signal line or of the auxiliary capacitor line can be blocked.

**[0078]** Therefore, the method according to the present invention for manufacturing a liquid crystal display panel makes it possible to keep the alignment of liquid crystal molecules good and align the liquid crystal molecules appropriately, with no influence on the alignment of the liquid crystal molecules by those equipotential surfaces formed in an area of the liquid crystal layer around the alignment control space section intersecting with the scanning signal line or the auxiliary capacitor line, thus bringing about an effect of achieving an improvement in display quality of the liquid crystal display panel.

**[0079]** A method according to the present invention for driving a liquid crystal display panel is a method for driving such a liquid crystal display panel as described above, the method preferably including applying voltage to the liquid crystal layer in any one of the following states of potential: a first state of potential where a potential difference obtained by subtracting a potential of the common electrode from a potential of the metal layer is opposite in polarity to each other a potential difference obtained by subtracting the potential of the common electrode from a potential of the pixel electrode section; a second state of potential where the potential of the metal layer is equal to the potential of the common electrode; and a third state of potential where the potential difference obtained by subtracting the potential of the common electrode from the potential of the metal layer is equal in polarity to the potential difference obtained by subtracting the potential of the common electrode from the potential of the pixel electrode section and where an absolute value of a difference between the potential of the pixel electrode section and the potential of the common electrode

is greater than or equal to an absolute value of a difference between the potential of the metal layer and the potential of the common electrode.

**[0080]** The foregoing configuration allows the auxiliary capacitor line or the scanning signal line to be covered by the metal layer so that there is no direct overlap between (i) the open region of the alignment control space section, i.e., of a slit or of a space between pixel electrodes and (ii) the auxiliary capacitor line or the scanning signal line.

**[0081]** Moreover, during actual driving of the liquid crystal display panel, the potential of the metal layer can be set to form the first state of potential where the potential difference obtained by subtracting the potential of the common electrode from the potential of the metal layer is opposite in polarity to the potential difference obtained by subtracting the potential of the common electrode from the potential of the pixel electrode section, the second state of potential where the potential of the metal layer is equal to the potential of the common electrode, or the third state of potential where the potential difference obtained by subtracting the potential of the common electrode from the potential of the metal layer is equal in polarity to the potential difference obtained by subtracting the potential of the common electrode from the potential of the pixel electrode section and where the absolute value of the difference between the potential of the pixel electrode section and the potential of the common electrode is greater than or equal to the absolute value of the difference between the potential of the metal layer and the potential of the common electrode.

**[0082]** Thus, in the region of intersection between the alignment control space section and the scanning signal line or the auxiliary capacitor line, the metal layer whose potential has been set to form the first, second, or third state of potential is placed between the layer of the scanning signal line or of the auxiliary capacitor line and the layer of the pixel electrode; therefore, the influence of the potential of the scanning signal line or of the auxiliary capacitor line can be blocked.

**[0083]** Therefore, the method according to the present invention for driving a liquid crystal display panel makes it possible to keep the alignment of liquid crystal molecules good and align the liquid crystal molecules appropriately, with no influence on the alignment of the liquid crystal molecules by those equipotential surfaces formed in an area of the liquid crystal layer around the alignment control space section intersecting with the scanning signal line or the auxiliary capacitor line, thus bringing about an effect of achieving an improvement in display quality of the liquid crystal display panel.

#### Advantageous Effects of Invention

**[0084]** In order to solve the foregoing problems, an active matrix substrate according to the present invention is an active matrix substrate including: a plurality of scanning signal lines; a plurality of signal wires disposed in

such a way as to intersect with the scanning signal lines; a pixel section constituted by pixel electrode sections each provided in correspondence with a combination of each of the scanning signal lines and each of the signal wires, the pixel section having an alignment control space section that controls a state of alignment of liquid crystal molecules; a switching element that switches a signal wire as one of the signal wires and a pixel electrode section as one of the pixel electrode sections into a conducting state or a non-conducting state in accordance with a scanning signal supplied from a scanning signal line as one of the scanning signal lines; a metal wire, connected to the switching element, through which when the switching element is in a conducting state, a data signal from the signal wire is supplied to the pixel electrode section; and an auxiliary capacitor line that forms a capacitor with the pixel electrode section, in a region of intersection between the alignment control space section and the auxiliary capacitor line or the scanning signal line, a metal layer being provided between a layer of the pixel section and a layer of the scanning signal line in such a way as to cover at least the auxiliary capacitor line or the scanning signal line.

**[0085]** In order to solve the foregoing problems, an active matrix substrate according to the present invention is an active matrix substrate including: a plurality of scanning signal lines; a plurality of signal wires disposed in such a way as to intersect with the scanning signal lines; a pixel section constituted by pixel electrode sections each provided in correspondence with a combination of each of the scanning signal lines and each of the signal wires, the pixel section having an alignment control space section that controls a state of alignment of liquid crystal molecules; a switching element that switches a signal wire as one of the signal wires and a pixel electrode section as one of the pixel electrode sections into a conducting state or a non-conducting state in accordance with a scanning signal supplied from a scanning signal line as one of the scanning signal lines; and a metal wire, connected to the switching element, through which when the switching element is in a conducting state, a data signal from the signal wire is supplied to the pixel electrode section, in a region of intersection between the alignment control space section and the scanning signal line, a metal layer being provided between a layer of the pixel section and a layer of the scanning signal line in such a way as to cover at least the scanning signal line.

**[0086]** Therefore, in the region of intersection between the alignment control space section and the scanning signal line or the auxiliary capacitor line, the metal layer whose potential has been set to form (i) a first state of potential where a potential difference obtained by subtracting the potential of the common electrode from the potential of the metal layer is opposite in polarity to a potential difference obtained by subtracting the potential of the common electrode from the potential of the pixel electrode section, (ii) a second state of potential where the potential of the metal layer is equal to the potential

of the common electrode, and (iii) a third state of potential where the potential difference obtained by subtracting the potential of the common electrode from the potential of the metal layer is equal in polarity to the potential difference obtained by subtracting the potential of the common electrode from the potential of the pixel electrode section and where the absolute value of a difference between the potential of the pixel electrode section and the potential of the common electrode is greater than or equal to the absolute value of a difference between the potential of the metal layer and the potential of the common electrode, is placed between the layer of the scanning signal line or of the auxiliary capacitor line and the layer of the pixel electrode; therefore, the influence of the potential of the scanning signal line or of the auxiliary capacitor line during normal driving or at a PSA step in the process of manufacture can be blocked.

**[0087]** This makes it possible to keep the alignment of liquid crystal molecules good and align the liquid crystal molecules appropriately, with no influence on the alignment of the liquid crystal molecules by those equipotential surfaces formed in an area of the liquid crystal layer around the alignment control space section intersecting with the scanning signal line or the auxiliary capacitor line, thus bringing about an effect of achieving an improvement in display quality of the liquid crystal display panel.

#### Brief Description of Drawings

#### **[0088]**

##### Fig. 1

Fig. 1 is a cross-sectional view schematically showing the configuration of a main part of a liquid crystal display panel according to the present embodiment.

##### Fig. 2

Fig. 2 includes block diagrams (a) and (b) each schematically showing the configuration of a liquid crystal display device according to the present embodiment, (a) showing a liquid crystal display device that is driven by using auxiliary capacitors, (b) showing a liquid crystal display device that is driven without using auxiliary capacitors.

##### Fig. 3

Fig. 3 includes plan views (a) to (e) schematically showing example configurations of liquid crystal display panels having pixel electrodes provided with ordinary slits according to the present embodiment, respectively.

##### Fig. 4a

Fig. 4a is a plan view schematically showing the configuration of a liquid crystal display panel provided with an inter-pixel slit according to the present embodiment.

##### Fig. 4b

Fig. 4b is a cross-sectional view schematically showing the configuration of the liquid crystal display panel

el shown in Fig. 4a.

Fig. 5

Fig. 5 is a plan view schematically showing the configuration of another liquid crystal display panel provided with an inter-pixel slit according to the present embodiment.

Fig. 6

Fig. 6 is a plan view schematically showing the configuration of a liquid crystal display panel having a pixel electrode provided with fine slits according to the present embodiment.

Fig. 7

Fig. 7 includes (a) a plan view showing the configuration of a liquid crystal display panel having a pixel structure of horizontally long pixel elements according to the present embodiment, with a scanning signal line formed in the center of each pixel electrode, and (b) a plan view showing the configuration of a liquid crystal display panel having a pixel structure of horizontally long pixel elements according to the present embodiment, with each pixel electrode overlapping a scanning signal line in the vicinity of a longer side.

Fig. 8

Fig. 8 shows the configuration of a liquid crystal display panel having a multi-pixel structure according to the present embodiment.

Fig. 9

Fig. 9 shows those lines of electric force and equipotential surfaces in proximity to a slit between a pixel electrode provided with the slit and a counter substrate, (a) showing those lines of electric force and equipotential surfaces in a region where the slit does not intersect with an auxiliary capacitor line, (b) showing those lines of electric force and equipotential surfaces in a region of intersection between the slit and an auxiliary capacitor line, with the auxiliary capacitor line being equal in potential to a COM potential, (c) showing those lines of electric force and equipotential surfaces in the region of intersection between the slit and the auxiliary capacitor line, with the auxiliary capacitor line being higher in potential than the COM potential.

Fig. 10

Fig. 10 shows the appearance of a disturbance in alignment due to a PSA step under a Cs-COM voltage application scheme.

Fig. 11

Fig. 11 shows the appearance of alignment of liquid crystal molecules in a liquid crystal display device including an auxiliary capacitor line, a pixel electrode having a slit, and a common electrode having a projection, (a) showing the appearance of alignment of liquid crystal molecules during normal driving, (b) showing alignment of liquid crystal molecules as formed by the PSA step under the Cs-COM voltage application scheme.

Fig. 12

Fig. 12 is a block diagram schematically showing the configuration of another liquid crystal display device according to the present embodiment.

## 5 Description of Embodiments

### (Overview of a Liquid Crystal Display Device 1)

**[0089]** An embodiment of the present invention is described below with reference to Figs. 1 through 8. First, an overview of a liquid crystal display device 1 according to the present embodiment is given. Fig. 1 is a cross-sectional view schematically showing the configuration of a main part of a liquid crystal display panel 2 according to the present embodiment. Fig. 2 includes block diagrams (a) and (b) each schematically showing the configuration of a liquid crystal display device according to the present embodiment, (a) showing a liquid crystal display device 1 that is driven by using auxiliary capacitors, (b) showing a liquid crystal display device 1' that is driven without using auxiliary capacitors.

**[0090]** As shown in (a) of Fig. 2, the liquid crystal display device 1 according to the present embodiment includes a liquid crystal display panel 2, a driving circuit for driving the liquid crystal display panel 2, a control circuit 3 for controlling driving of the driving circuit, and, as needed, a backlight unit (not illustrated), etc.

**[0091]** The driving circuit includes a gate driving circuit 4 for driving scanning signal lines (gate bus lines) 21 in the liquid crystal display panel 2, a source driving circuit 5 for driving data signal lines (signal wires, source bus lines) 22 in the liquid crystal display panel 2, and a Cs driving circuit 6 for driving auxiliary capacitor lines (Cs bus lines) 14 in the liquid crystal display panel 2.

**[0092]** The gate driving circuit 4, the source driving circuit 5, and the Cs driving circuit 6 are electrically connected to the scanning signal lines 21, the data signal lines 22, and the auxiliary capacitor lines 14, respectively, and are designed to give potentials to their respective bus lines independently of outside. These driving circuits are each electrically connected to the control circuit 3, and are controlled by control signals and video signals supplied from the control circuit 3.

**[0093]** The scanning signal lines 21 and the data signal lines 22 intersect with each other as shown in (a) of Fig. 2. Each of those regions surrounded by the scanning signal lines 21 and the data signal lines 22 corresponds to a single pixel. The liquid crystal display panel 2 includes an active matrix substrate 10 (thin-film transistor substrate), which will be described later, and a counter substrate 20. The active matrix substrate 10 has a plurality of pixels 7 arrayed in a matrix manner. Further, as will be described in detail later, the pixels 7 are each constituted by a pixel electrode and a switching element. It should be noted that the term "pixel section" in the Claims corresponds to a group of pixels 7 arrayed in a matrix manner and that the term "pixel electrode section" in the Claims corresponds to a pixel electrode constitut-

ing each pixel 7.

[0094] The liquid crystal display device 1' shown in (b) of Fig. 2 differs from the liquid crystal display device 1 shown in (a) of Fig. 2 only in the absence of auxiliary capacitor lines (Cs bus lines) 14 and a driving circuit 6 for driving them. The other components of the liquid crystal display device 1' have the same functions as those of the liquid crystal display device 1. Therefore, the liquid crystal display device 1' is not described here.

(Active Matrix Substrate 10)

[0095] A characteristic configuration of the active matrix substrate 10 is described with reference to Fig. 1. As shown in Fig. 1, the active matrix substrate 10 constitutes the liquid crystal display panel 2 in combination with the counter substrate 20 and a liquid crystal layer 30. The active matrix substrate 10 includes a transparent insulating substrate 11, pixel electrodes 12, drain lines (metal wires) 13, and the auxiliary capacitor lines 14. The pixel electrodes 12 are each provided with a slit (alignment control space section) 15. The provision of the slit 15 causes a change in the shape of equipotential surfaces, thereby controlling the orientation of alignment of liquid crystal molecules.

[0096] Moreover, as shown in Fig. 1, the active matrix substrate 10 is **characterized in that** in a region of intersection between a slit 15 in a pixel electrode 12 and a scanning signal line 21 or an auxiliary capacitor line 14, a metal layer constituted by a drain line 13 is provided in such a way as to cover at least the scanning signal line 21 or the auxiliary capacitor line 14.

[0097] Alternatively, the active matrix substrate 10 may also be configured such that in a region of intersection between a slit 15 in a pixel electrode 12 and a scanning signal line 21 or an auxiliary capacitor line 14, a metal layer constituted by a data signal line 22 is provided in such a way as to cover the scanning signal line 21 or the auxiliary capacitor line 14.

[0098] Alternatively, the active matrix substrate 10 may also be configured such that in a region of intersection between a slit 15 in a pixel electrode 12 and a scanning signal line 21 or an auxiliary capacitor line 14, a metal layer constituted by an intermediate electrode or by an independent shield metal is provided in such a way as to cover the scanning signal line 21 or the auxiliary capacitor line 14.

[0099] In the case of formation of the metal layer by an independent shield metal, a shield-metal voltage driving circuit is provided to freely set the potential of the metal layer in the most preferable one of first to third states of potential, which will be described later. Fig. 12 shows a liquid crystal display device 1A obtained by incorporating a shield-metal voltage driving circuit 41 into a liquid crystal display device 1 as shown in (a) of Fig. 2.

[0100] In Fig. 12, the shield-metal voltage driving circuit 41 is disposed opposite the source driving circuit 5 across the liquid crystal display panel 2. This does not

imply any limitation, and it is possible to use any circuit layout.

[0101] A process for manufacturing an active matrix substrate includes the step of, in a region of intersection between a slit 15 in a pixel electrode 12 and an auxiliary capacitor line 14 or a scanning signal line 21, forming at least a data signal line 22, a drain line 13, an intermediate electrode, or an independent shield metal between a layer of the pixel electrode 12 and a layer of the auxiliary capacitor line 14 or of the scanning signal line 21 in such a way that at least the auxiliary capacitor line 14 or the scanning signal line 21 is covered.

(PSA Step)

[0102] For an improvement in display performance of a liquid crystal display device, it is necessary, at the stage of manufacturing the liquid crystal display panel, to control a pretilt angle for a satisfactory state of alignment of liquid crystal molecules. An example of a method for controlling a pretilt angle is a PSA (polymer sustained alignment) treatment. The PSA treatment is a process by which the direction in which the liquid crystals lean is memorized by mixing polymerizable monomers into the liquid crystals and polymerizing the monomers with light, heat, or the like in the presence of voltage being applied to the liquid crystals. This makes it possible to achieve a structure that is faster in response speed and unlikely to suffer from a disturbance in liquid crystal alignment, for example, even when pressed with a finger, even if the structure is based on a pixel design that is weak in alignment controllability for the purpose of a larger aperture ratio or the like.

[0103] Further, a liquid crystal display panel of the CS-COM voltage application type, i.e., a type of liquid crystal display panel that is driven by applying voltage to each auxiliary capacitor line (CS) and a common electrode (COM) and thereby applying voltage between each pixel electrode and the common electrode via an auxiliary capacitor, has conventionally been configured as shown in Fig. 11. In the case of normal driving of a liquid crystal display panel of the CS-COM voltage application type, those liquid crystals aligned near a projection provided on the common electrode and those liquid crystals aligned near a slit provided in the pixel electrode lean in the same direction, as shown in (a) of Fig. 11.

[0104] However, in such a conventional configuration, those liquid crystals aligned near the projection provided on the common electrode and those liquid crystals aligned near the slit provided in the pixel electrode lean in opposite directions, as shown in (b) of Fig. 11, due to voltage that is applied to the common electrode, the pixel electrode, and the auxiliary capacitor line at a PSA step in the process of manufacturing the liquid crystal display panel.

[0105] On the other hand, because of the active matrix substrate 10 configured as described above, the liquid crystal display panel 2 according to the present invention

makes it possible to give a desired pretilt angle to liquid crystal molecules at a PSA step in the process of manufacturing the liquid crystal display panel 2. The liquid crystal display panel 2 according to the present invention is described in more detail below.

(Liquid Crystal Display Panel 2)

**[0106]** The liquid crystal display panel 2 has a pair of substrates disposed to face each other, namely the active matrix substrate 10 and the counter substrate 20, with the liquid crystal layer 30 sandwiched between the active matrix substrate 10 and the counter substrate 20. Wave plates and polarizing plates (not illustrated) may be provided as needed on the outer surfaces of the active matrix substrate 10 and the counter substrate 20 (on those surfaces of the active matrix substrate 10 and the counter substrate 20 which face away from those surfaces of the active matrix substrate 10 and the counter substrate 20 which face each other).

**[0107]** The counter substrate 20 includes a transparent insulating substrate 16 and a common electrode 17. The common electrode 17 has a rib 18 provided on a surface thereof which faces a pixel electrode 12. The provision of the rib 18 gives a pretilt angle to those liquid crystal molecules located near the rib and, upon application of voltage, allows the other liquid crystal molecules to align themselves along the alignment of those liquid crystal molecules given the pretilt angle. Therefore, the provision of the rib 18 on a surface of the liquid crystal layer makes it possible to more stably control the orientation of alignment of the liquid crystal molecules by applying voltage.

**[0108]** The common electrode 17, formed substantially all over the transparent insulating substrate 16, is used as an electrode common to all the pixels 7 (i.e., as a common electrode). Moreover, an electric field is applied to the liquid crystal layer 30 by voltage applied to the common electrode 17 and the pixel electrode 12, whereby the liquid crystal layer 30 has its optical transmittance modulated so that an image is formed.

**[0109]** Although, in the present embodiment, a structure for controlling the alignment of liquid crystal molecules is prepared by providing the common electrode 17 with the rib 18, such a structure may be prepared by providing a slit instead of the rib (alignment control section) 18. Further, in the liquid crystal display panel 2, such a structure needs only be prepared by providing the pixel electrode 12 with a slit, and the common electrode 17 does not necessarily need be provided with such a structure.

**[0110]** Moreover, as described above, the liquid crystal display panel 2 includes the active matrix substrate 10 wherein in a region of intersection between a slit 15 and an auxiliary capacitor line 14 or a scanning signal line 21, at least a data signal line 22 or a drain line 13 is provided between a layer of a pixel electrode 12 and a layer of the auxiliary capacitor line 14 or of the scanning

signal line 21 in such a way as to cover at least the auxiliary capacitor line 14 or the scanning signal line 21.

**[0111]** This configuration allows at least the auxiliary capacitor line 14 or the scanning signal line 21 to be covered by the metal layer such as the data signal line 22, the drain line 13, the intermediate electrode, or the independent shield metal so that there is no direct overlap between the slit 15 and the auxiliary capacitor line 14 or the scanning signal line 21.

**[0112]** Moreover, at the PSA step in the process of manufacturing the liquid crystal display panel 2, for example, such voltage may be applied to the auxiliary capacitor line 14 or the scanning signal line 21 that (Potential of Auxiliary Capacitor Line 14 (Scanning Signal Line 21) - Potential of Common Electrode 17) is equal in polarity to (Potential of Pixel Electrode 12 - Potential of Common Electrode 17) and that  $|\text{Potential of Auxiliary Capacitor Line 14 (Scanning Signal Line 21) - Potential of Common Electrode 17}| > |\text{Potential of Pixel Electrode 12 - Potential of Common Electrode 17}|$ . In such a case, the potential of the metal layer is set lower than or equal to that of the pixel electrode.

**[0113]** That is, the potential of the metal layer is set to form a first state of potential where a potential difference obtained by subtracting the potential of the common electrode 17 from the potential of the metal layer is opposite in polarity to a potential difference obtained by subtracting the potential of the common electrode 17 from the potential of the pixel electrode 12, a second state of potential where the potential of the metal layer is equal to the potential of the common electrode 17, or a third state of potential where the potential difference obtained by subtracting the potential of the common electrode 17 from the potential of the metal layer is equal in polarity to the potential difference obtained by subtracting the potential of the common electrode 17 from the potential of the pixel electrode 12 and where the absolute value of a difference between the potential of the pixel electrode 12 and the potential of the common electrode 17 is greater than or equal to the absolute value of a difference between the potential of the metal layer and the potential of the common electrode 17. Then, by applying voltage to the liquid crystal layer 30 to polymerize the monomers mixed in advance into the liquid crystal layer 30, the liquid crystal molecules 101 and 102 of the liquid crystal layer 30 can be given a pretilt angle.

**[0114]** Further, during normal actual driving of the liquid crystal display panel, such voltage may be applied to the auxiliary capacitor line 14 or the scanning signal line 21 that (Potential of Auxiliary Capacitor Line 14 (Scanning Signal Line 21) - Potential of Common Electrode 17) is equal in polarity to (Potential of Pixel Electrode 12 - Potential of Common Electrode 17) and that  $|\text{Potential of Auxiliary Capacitor Line 14 (Scanning Signal Line 21) - Potential of Common Electrode 17}| > |\text{Potential of Pixel Electrode 12 - Potential of Common Electrode 17}|$ . In such a case, the potential of the metal layer is set lower than or equal to that of the pixel electrode. That is, the

potential of the metal layer set to form the first state of potential where the potential difference obtained by subtracting the potential of the common electrode 17 from the potential of the metal layer is opposite in polarity to the potential difference obtained by subtracting the potential of the common electrode 17 from the potential of the pixel electrode 12, the second state of potential where the potential of the metal layer is equal to the potential of the common electrode 17, or the third state of potential where the potential difference obtained by subtracting the potential of the common electrode 17 from the potential of the metal layer is equal in polarity to the potential difference obtained by subtracting the potential of the common electrode 17 from the potential of the pixel electrode 12 and the absolute value of the difference between the potential of the pixel electrode 12 and the potential of the common electrode 17 is greater than or equal to the absolute value of the difference between the potential of the metal layer and the potential of the common electrode 17. Then, voltage can be applied to the liquid crystal layer 30.

**[0115]** That is, the potential  $V$  of the metal layer can be set in one of the following states (1) to (3):

- (1)  $V-V_{com}$  is opposite in potential to  $V_d-V_{com}$ ;
- (2)  $V=V_{com}$ ; and
- (3)  $V-V_{com}$  is equal in potential to  $V_d-V_{com}$ , and  $|V_d-V_{com}| \geq |V-V_{com}|$ ,

where  $V$  is the potential of the metal layer,  $V_{com}$  is the potential of the common electrode, and  $V_d$  is the potential of the pixel electrode.

It should be noted here that the first to third states of potential correspond to the states (1) to (3), respectively.

**[0116]** Thus, in the region of intersection between the slit 15 and the auxiliary capacitor line 14 or the scanning signal line 21, the metal layer whose potential has been set to form the first, second, or third state of potential is placed between the layer of the scanning signal line 21 or of the auxiliary capacitor line 14 and the layer of the pixel electrode 12; therefore, the influence of the potential of the scanning signal line 21 or of the auxiliary capacitor line 14 can be blocked.

**[0117]** This makes it possible to prevent a defect in alignment that has conventionally been caused when such voltage is applied to the auxiliary capacitor line 14 or the scanning signal line 21 during the PSA step or during normal driving that (Potential of Auxiliary Capacitor Line 14 (Scanning Signal Line 21) - Potential of Common Electrode 17) is equal in polarity to (Potential of Pixel Electrode 12 - Potential of Common Electrode 17) and that  $|\text{Potential of Auxiliary Capacitor Line 14 (Scanning Signal Line 21) - Potential of Common Electrode 17}| > |\text{Potential of Pixel Electrode 12 - Potential of Common Electrode 17}|$ .

**[0118]** This makes it possible, during actual driving or manufacture of the liquid crystal display panel 2, to keep the alignment of the liquid crystal molecules 101 good

and align the liquid crystal molecules appropriately, with no influence on the alignment of the liquid crystal molecules 101 by those equipotential surfaces formed in an area of the liquid crystal layer 30 around the slit 15 intersecting with the scanning signal line 21 or the auxiliary capacitor line 14, thus bringing about an improvement in display quality of the liquid crystal display panel 2.

**[0119]** It should be noted that in which one of the first to third states of potential the potential  $V$  of the metal layer can be set during actual driving of the liquid crystal display panel 2 depends on what is used as the metal. This point is discussed more specifically.

**[0120]** First, when the metal layer is constituted by an independent shield metal, the shield-metal voltage driving circuit 41 makes it possible to freely set the potential  $V$  of the shield metal; therefore, it is possible to freely choose any one of the states of potential (1) to (3) as the potential  $V$ .

**[0121]** Next, when the metal layer is constituted by a drain line 13 or an intermediate electrode, the drain line 13 or the intermediate electrode is always equal in potential to the pixel electrode 12; therefore, the potential  $V$  is set as  $V-V_{com}=V_d-V_{com}$  included in the state of potential (3).

**[0122]** Furthermore, when the metal layer is constituted by a data signal line 22, the potential  $V$  of the data signal line 22 swings between positive and negative polarities with the potential  $V_{com}$  of the common electrode as the center and therefore is equal to the potential  $V_{com}$  on an average. Therefore, the potential  $V$  is set in the state of potential (2) ( $V=V_{com}$ ).

**[0123]** It should be noted that the active matrix substrate 10 may be configured to have such a structure that a metal wiring layer including scanning signal lines 21 and auxiliary capacitor lines 14, a gate insulating layer, a metal wiring layer including data signal lines 22 and drain lines (metal wires) 13, an insulating layer, a resin layer, and pixel electrodes 12 have been formed in this order on a transparent insulating substrate made of glass or the like.

**[0124]** Further, the counter substrate 20 may be a CF substrate obtained, for example, by stacking a color filter layer, a black matrix, and a common electrode in this order on that surface of a transparent insulating layer which faces the active matrix substrate 10. Further, the counter substrate 20 may be provided, as needed, with functional layers (not illustrated) such as an undercoat layer (foundation layer) and an overcoat layer (planarizing layer).

**[0125]** Further, the common electrode 17 and the pixel electrodes 12 may each be a transparent electrode formed by a transparent conductive film made of ITO (indium tin oxide) or the like.

**[0126]** Meanwhile, examples of a slit 15 in a pixel electrode include: an ordinary slit, which is a long narrow hole provided partially in the pixel electrode; a fine slit, which is a long narrow space provided, for example, by making a combtooth cut in the pixel electrode; a slit that is a space

between adjacent pixel electrodes (such a slit being hereinafter referred to as "inter-pixel slit"); and the like. Accordingly, the following describes specific example configurations according to categories of slits in pixel electrodes.

(Slit 15a)

**[0127]** Fig. 3 includes plan views schematically showing example configurations of liquid crystal display panels 2a having pixel electrodes provided with ordinary slits according to the present embodiment, respectively. As shown in (a) to (e) of Fig. 3, provided at each of the intersections between the scanning signal lines 21 and the data signal lines 22 are a pixel electrode 12a serving as a pixel electrode section and a TFT (thin-film transistor) 25 serving as a switching element. Further, the TFT 25 is provided in a corner (corner portion) of or in the vicinity of a side of (in a side edge portion of) the pixel electrode 12a. The pixel electrode 12a and the TFT 25 constitute a pixel 7 of Fig. 1 in combination with a common electrode 17 (not illustrated).

**[0128]** Further, as shown in (a) to (e) of Fig. 3, the pixel electrode 12a is provided with long narrow holes serving as slits 15a, and the common electrode 17 (not illustrated) is provided with ribs 18. In the configurations shown in (a) to (e) of Fig. 3, the slits 15a and the ribs 18 extend substantially in parallel with each other. Further, with the relationship of disposition between the slits 15a and the ribs 18 viewed two-dimensionally, the slits 15a and the ribs 18 appear to be alternately disposed. Moreover, if, in the configurations shown in (a) to (e) of Fig. 3, each pixel were divided into two regions by drawing a boundary parallel to the scanning signal line 21 so that the boundary passes transversely across the center of the pixel electrode 12a, those slits 15a and ribs 18 disposed in one of the regions and those slits 15a and ribs 18 disposed in the other region would be disposed in such a way as to be close to each other at a sharp angle at the boundary, respectively, and to be symmetrical with each other.

**[0129]** Thus, at the site where the plurality of slits 15a and ribs 18 are close to each other at a sharp angle, respectively, the alignment of liquid crystal molecules is different from that which is originally intended to be obtained, so that there appear dark lines. Therefore, such a site constitutes a non-display region and, as shown (a) to (c) of Fig. 3, serves as a convenient site for an auxiliary capacitor line 14 to pass through. The same applies to those configurations shown in Figs. 6 to 8, which will be described later.

**[0130]** It should be noted that there may be a configuration having a scanning signal line 21 passing through the site where the plurality of slits 15a and ribs 18 are close to each other at a sharp angle, respectively, as shown in (d) of Fig. 3. Furthermore, there may be a configuration having no auxiliary capacitor line 14 passing through the site, as shown in (e) of Fig. 3. The present invention is not limited to any one of these configurations.

**[0131]** As shown in (a) to (e) of Fig. 3, the TFT 25 includes a gate electrode, a gate insulating film, a semiconductor layer, a source electrode 26, and a drain electrode 27. Electrically connected to the gate electrode of the TFT 25 is a scanning signal line 21, part of which functions as the gate electrode. Further electrically connected to the source electrode 26 is a data signal line 22.

**[0132]** The TFT 25 carries out a switching operation in accordance with a scanning signal supplied from the scanning signal line 21 to switch the pixel electrode 12a and the data signal line 22 between a conducting state and a non-conducting state. Moreover, in the conducting state, a voltage corresponding to a data signal representing an image supplied from the data signal line 22 is supplied to the pixel electrode 12a through a drain line 13.

**[0133]** Further, the auxiliary capacitor line 14 is provided in the same layer as the scanning signal line 21. Furthermore, each of the pixel electrodes 12a has a drain line 13, provided in a layer above the auxiliary capacitor line 14 with a gate insulating film (not illustrated) sandwiched therebetween, which extends from the drain electrode 27 to a position directly above the auxiliary capacitor line 14 or the scanning signal line 21. Moreover, the drain line 13, disposed directly above the auxiliary capacitor line 14 or the scanning signal line 21, has an auxiliary capacitor electrode section 130 (see (a) of Fig. 3), provided in an overlap section with the auxiliary capacitor line 14, which serves to enlarge the area of overlap between the auxiliary capacitor line 14 and the drain line 13. Furthermore, the drain line 13 is electrically connected to the pixel electrode 12a through a contact hole 24 provided in the auxiliary capacitor electrode section 130. Thus, in a configuration having an auxiliary capacitor line 14, the auxiliary capacitor line 14 forms an auxiliary capacitor with a pixel electrode 12a in each pixel. This makes it possible to stabilize the potential of each pixel.

**[0134]** In an example configuration of a liquid crystal display panel 2a as shown in (a) of Fig. 3, the scanning signal lines 21 extend along upper and lower edges of the pixel electrode 12a, respectively, and the auxiliary capacitor line 14 extends in such a way as to pass transversely across the center of the pixel electrode 12a substantially in parallel with the scanning signal lines 21. Moreover, in each region of intersection (surrounded by a dotted line) between the open region of a slit 15a provided in the pixel electrode 12a and the auxiliary capacitor line 14 passing transversely across the center of the pixel electrode 12a, a covering metal section 19 (metal layer) composed of the drain line 13 in such a way as to cover at least the auxiliary capacitor line 14 is provided as part of the auxiliary capacitor electrode section 130 between the layer of the pixel electrode 12a and the layer of the auxiliary capacitor line 14.

**[0135]** In an example configuration of a liquid crystal display panel 2a as shown in (b) of Fig. 3, the scanning signal lines 21 extend along upper and lower edges of the pixel electrode 12a, respectively, and the auxiliary capacitor line 14 extends in such a way as to pass trans-

versely across the center of the pixel electrode 12a substantially in parallel with the scanning signal lines 21. Moreover, in each region of intersection (surrounded by a dotted line) between the open region of a slit 15a provided in the pixel electrode 12a and the scanning signal line 21 passing transversely along the upper or lower edge of the pixel electrode 12a, a covering metal section 19 (metal layer) composed of the drain line 13 in such a way as to cover at least the scanning signal line 21 is provided between the layer of the pixel electrode 12a and the layer of the scanning signal line 21.

**[0136]** In an example configuration of a liquid crystal display panel 2a as shown in (c) of Fig. 3, the scanning signal lines 21 extend along upper and lower edges of the pixel electrode 12a, respectively, and the auxiliary capacitor line 14 extends in such a way as to pass transversely across the center of the pixel electrode 12a substantially in parallel with the scanning signal lines 21. Moreover, in each region of intersection (surrounded by a dotted line) between the open region of a slit 15a provided in the pixel electrode 12a and the auxiliary capacitor line 14 passing transversely across the center of the pixel electrode 12a, a covering metal section 19 (metal layer) composed of the drain line 13 in such a way as to cover at least the auxiliary capacitor line 14 is provided as part of the auxiliary capacitor electrode section 130 between the layer of the pixel electrode 12a and the layer of the auxiliary capacitor line 14. Furthermore, in each region of intersection (surrounded by a dotted line) between the open region of a slit 15a provided in the pixel electrode 12a and the scanning signal line 21 passing transversely along the upper or lower edge of the pixel electrode 12a, a covering metal section 19 (metal layer) composed of the drain line 13 in such a way as to cover at least the scanning signal line 21 is provided between the layer of the pixel electrode 12a and the layer of the scanning signal line 21.

**[0137]** In an example configuration of a liquid crystal display panel 2a as shown in (d) of Fig. 3, the scanning signal line 21 extends in such a way as to pass transversely across the center of the pixel electrode 12a, and the auxiliary capacitor lines 14 extend along upper and lower edges of the pixel electrode 12a, respectively. Moreover, in each region of intersection (surrounded by a dotted line) between the open region of a slit 15a provided in the pixel electrode 12a and the auxiliary capacitor line 14 passing transversely along the upper or lower edge of the pixel electrode 12a, a covering metal section 19 (metal layer) composed of the drain line 13 in such a way as to cover at least the auxiliary capacitor line 14 is provided between the layer of the pixel electrode 12a and the layer of the auxiliary capacitor line 14.

**[0138]** Alternatively, the example configuration of the liquid crystal display panel 2a as shown in (d) of Fig. 3 may also be configured such that in each region of intersection between the open region of a slit 15a provided in the pixel electrode 12a and the scanning signal line 21 passing transversely across the center of the pixel elec-

trode 12a, a covering metal section 19 (metal layer) composed of the drain line 13 in such a way as to cover at least the scanning signal line 21 is provided between the layer of the pixel electrode 12a and the layer of the scanning signal line 21.

**[0139]** In an example configuration of a liquid crystal display panel 2a as shown in (e) of Fig. 3, no auxiliary capacitor line 14 is provided, and the scanning signal lines 21 extend along upper and lower edges of the pixel electrode 12a, respectively. That is, the liquid crystal display panel 2a shown in (e) of Fig. 3 is a liquid crystal display panel that constitutes a liquid crystal display device 1 as shown in (b) of Fig. 2. Moreover, in each region of intersection (surrounded by a dotted line) between the open region of a slit 15a provided in the pixel electrode 12a and the scanning signal line 21 passing transversely along the upper or lower edge of the pixel electrode 12a, a covering metal section 19 (metal layer) composed of the drain line 13 in such a way as to cover at least the scanning signal line 21 is provided between the layer of the pixel electrode 12a and the layer of the scanning signal line 21.

**[0140]** Further, although, in each of the examples shown in (a) through (e) of Fig. 3, the covering metal section 19 is constituted by the drain line 13, the covering metal section 19 may be constituted by a data signal line 22, an intermediate electrode (not illustrated), or an independent shield metal (not illustrated).

**[0141]** It should be noted that each of the examples shown in Fig. 3 shows a configuration in which the covering metal section 19 stretches into a region where there is no intersection between the open region of the slit 15 and the scanning signal line 21 or the auxiliary capacitor line 14. The greater the extent to which the covering metal section 19 stretches into the region is, the more profound the effect of suppressing a disturbance in alignment becomes. However, this adversely results in a disadvantageous aperture ratio. Therefore, the extent to which the covering metal section 19 stretches into the region is determined by a balance between disturbance in alignment and aperture ratio according to the required specifications.

(Slit 15b)

**[0142]** Figs. 4a and 4b show the configuration of a liquid crystal display panel 2b provided with an inter-pixel slit according to the present embodiment. Fig. 4a is a plan view schematically showing the configuration of the liquid crystal display panel, and Fig. 4b is a cross-sectional view of a region taken along line A-B in Fig. 4a.

**[0143]** As shown in Fig. 4a, provided at each of the intersections between the scanning signal lines 21 and the data signal lines 22 are a pixel electrode 12b serving as a pixel electrode section and a TFT (thin-film transistor) 25 serving as a switching element. The configuration shown in Fig. 4a is the same as those shown in Fig. 3 in that the pixel electrode 12b and the TFT 25 constitute a

pixel 7 of Fig. 1 in combination with a common electrode 17 (not illustrated). Further, the structure and operation of the TFT 25 are the same as those shown in Fig. 3 and, as such, are not described here. However, the configuration shown in Fig. 4a is different from those shown in Fig. 3 in that the space between the pixel electrode 12b and a pixel electrode 12b' adjacent thereto functions as a slit 15b. Further, the common electrode 17 (not illustrated) is provided with a rib 18, and the rib 18 extends substantially in parallel with the inter-pixel slit 15b.

**[0144]** Further, as shown in Fig. 4a, the auxiliary capacitor line 14 extends substantially in parallel with the scanning signal lines 21, passing transversely across the pixel electrode 12b. It should be noted that the scanning signal lines 21 are provided in the same layer in which the auxiliary capacitor line 14 shown in Fig. 4b is provided. Furthermore, the auxiliary capacitor line 14 also extends along longer sides of the pixel electrode 12b (the longer sides being substantially perpendicular to the scanning signal lines 21) in a position directly below the pixel electrode 12b. It should be noted that the common electrode 17 is provided with the rib 18, which extends in parallel with that part of the auxiliary capacitor line 14 which extends along the longer sides of the pixel electrode 12b.

**[0145]** Furthermore, as shown in Figs. 4a and 4b, each of the pixel electrodes 12 has a drain line 13 provided in a layer above the auxiliary capacitor line 14 formed on a glass substrate 33, with a gate insulating film 32 sandwiched between the drain line 13 and the auxiliary capacitor line 14, and the drain line 13 extends from the drain electrode 27 along that part of the auxiliary capacitor line 14 which extends along the longer sides of the pixel electrode 12b.

**[0146]** Moreover, the drain line 13, extending along the longer sides of the pixel electrode 12b, has an auxiliary capacitor electrode section 131 provided in a position of intersection between the drain line 13 and that part of the auxiliary capacitor line 14 which extends in parallel with the scanning signal lines 21, and the auxiliary capacitor electrode section 131 serves to enlarge the area of overlap between the auxiliary capacitor line 14 and the drain line 13. Furthermore, the drain line 13 is electrically connected to the pixel electrode 12b through a contact hole 24 provided in an interlayer insulating film 31. Thus, the auxiliary capacitor line 14 and the pixel electrode 12b form an auxiliary capacitor in each pixel. This makes it possible to stabilize the potential of each pixel.

**[0147]** In the configuration shown in Figs. 4a and 4b, the region in the common electrode 17 (not illustrated) where the rib 18 is provided is low in efficiency of transmission. This low-transmittance region is utilized for a greater auxiliary capacitance by providing the auxiliary capacitor line 14 so that it not only extends in parallel with the scanning signal lines 21 but also extends along the longer sides of the pixel electrode 12b.

**[0148]** Moreover, in the liquid crystal panel 2b, as shown in Fig. 4a, in a region of intersection (surrounded

by a dotted line) between the open region of the slit 15b (i.e., the space between the pixel electrodes 12b and 12b') and the auxiliary capacitor line 14, a covering metal section 19 composed of the drain line 13 in such a way as to cover at least the auxiliary capacitor line 14 is provided as part of the auxiliary capacitor electrode section 131 between the layer of the pixel electrode 12b and the layer of the auxiliary capacitor line 14.

**[0149]** It should be noted that as with the examples shown in Fig. 3, the example shown in Figs. 4a and 4b shows a configuration in which the covering metal section 19 stretches into a region where there is no intersection between the open region of the slit 15b and the auxiliary capacitor line 14. The extent to which the covering metal section 19 stretches into the region is determined by a balance between disturbance in alignment and aperture ratio according to the required specifications.

**[0150]** Fig. 5 is a plan view schematically showing the configuration of another liquid crystal display panel 2b' provided with an inter-pixel slit according to the present embodiment. In the liquid crystal panel 2b', as shown in Fig. 5, in a region of intersection (surrounded by a dotted line) between the open region of a slit 15b (i.e., a space between pixel electrodes 12b and 12b') and an auxiliary capacitor line 14, a covering metal section 19 composed of a data signal line 22 in such a way as to cover at least the auxiliary capacitor line 14 is provided between the layer of the pixel electrode 12b and the layer of the auxiliary capacitor line 14. It should be noted that the covering metal section 19 is formed by locally expanding the width of the data signal line 22.

**[0151]** That is, although the configuration shown in Figs. 4a and 4b is a configuration having a drain line 13 formed in such a way as to cover that region of an auxiliary capacitor line 14 which intersect with the open region of a slit 15b, there may be a configuration having a data signal line 22 formed in such a way as to cover that region of an auxiliary capacitor line 14 which intersects with the open region of a slit 15b, as shown in Fig. 5. It should be noted that the configuration shown in Fig. 5 is the same as those shown in Fig. 3, except for the data signal line 22 is provided in such a way as to cover that region of the auxiliary capacitor line 14 which intersects with the open region of the slit 15b, and, as such, is not described here.

(Slit 15c)

**[0152]** Fig. 6 is a plan view schematically showing the configuration of a liquid crystal display panel 2c having a pixel electrode provided with fine slits as mentioned above according to the present embodiment. As shown in Fig. 6, provided at each of the intersections between the scanning signal lines 21 and the data signal lines 22 are a pixel electrode 12c serving as a pixel electrode section and a TFT 25 serving as a switching element. It should be noted that in Fig. 6, those black lines in the pixel electrode 12c represent fine slits 15c; that is,

those areas excluding the black lines represent the pixel electrode 12c.

**[0153]** Further, the configuration shown in Fig. 6 is the same as those shown in Fig. 3 in that the pixel electrode 12c and the TFT 25 constitute a pixel 7 of Fig. 1 in combination with a common electrode 17 (not illustrated). Further, the structure and operation of the TFT 25 are the same as those shown in Fig. 3 and, as such, are not described here. However, The configuration shown in Fig. 6 is different from those shown in Fig. 3 in that the pixel electrode is a combtooth electrode and those slits provided in the pixel electrodes are fine slits 15c.

**[0154]** In the configuration shown in Fig. 6, the common electrode 17 (not illustrated) is not provided with a rib 18, but may be provided with a rib 18 for better alignment controllability, without implying any particular limitation on the presence or absence of a rib 18.

**[0155]** Further, each of the fine slits 15c has its longer sides inclined at approximately 45 degrees to the drain line 13, and the fine slits 15c are divided into four groups of fine slits extending along four directions that differ by approximately 90 degrees one after the other, respectively. In such a configuration, when voltage is applied to the pixel electrode 12c, the liquid crystal molecules lean along the longer sides of each of the fine slits 15c, so that four domains different in orientation of alignment can be formed in each pixel. It should be noted that two domains may be formed by forming two groups of fine slits extending longitudinally and transversely, respectively.

**[0156]** Further provided in the same layer as the scanning signal lines 21 is an auxiliary capacitor line 14 extending substantially in parallel with the scanning signal lines 21 and passing transversely across the center of each of the corresponding pixel electrodes 12c. Furthermore, each of the pixel electrodes 12c has a drain line 13, provided in a layer above the auxiliary capacitor line 14 with a gate insulating film (not illustrated) sandwiched therebetween, which extends from the drain electrode 27 along longer sides of the pixel electrode 12c. Moreover, the drain line 13 has an auxiliary capacitor electrode section 132, provided in a position of intersection between the drain line 13 and the auxiliary capacitor line 14, which serves to enlarge the area of overlap between the auxiliary capacitor line 14 and the drain line 13. The drain line 13 is electrically connected to the pixel electrode 12c through a contact hole 24 provided in the auxiliary capacitor electrode section 132. Thus, the auxiliary capacitor line 14 and the pixel electrode 12c form an auxiliary capacitor in each pixel. This makes it possible to stabilize the potential of each pixel.

**[0157]** Moreover, in the liquid crystal display panel 2c, as shown in Fig. 6, in a region of intersection (surrounded by a dotted line) between the open region of a slit 15c provided in the pixel electrode 12c and the auxiliary capacitor line 14, a covering metal section 19 is provided as part of the auxiliary capacitor line 132 between the layer of the pixel electrode 12c and the layer of the auxiliary capacitor line 14 in such a way as to cover the aux-

iliary capacitor line 14.

**[0158]** It should be noted that as with the examples shown in Fig. 3, the example shown in Fig. 6 shows a configuration in which the covering metal section 19 stretches into a region where there is no intersection between the open region of the slit 15c and the auxiliary capacitor line 14. The extent to which the covering metal section 19 stretches into the region is determined by a balance between disturbance in alignment and aperture ratio according to the required specifications.

(Horizontally Long Picture Element)

**[0159]** Figs. 3 through 5 show the configurations of vertically long picture elements. However, depending on the design of a liquid crystal display panel, there may be a case where each pixel is structured to have a vertical arrangement of horizontally long RGB picture elements. Fig. 7 shows the configuration of a liquid crystal display panel having a pixel structure of horizontally long picture elements, (a) showing a configuration having a scanning signal line 21 formed in such a way as to pass transversely through the region of a pixel electrode 12 along longer sides of the pixel electrode 12, (b) showing a configuration having an auxiliary capacitor line 14 formed in such a way as to pass transversely through the region of a pixel electrode 12 along longer sides of the pixel electrode 12, with the pixel electrode 12 overlapping a scanning signal line 21 in the vicinity of one of the two longer sides.

**[0160]** In Fig. 7, those members which have the same functions as those shown in Figs. 3 through 5 are given the same reference numerals. Such members are therefore not described here. In the liquid crystal display panel shown in Fig. 7, the pixel electrode overlaps not only an auxiliary capacitor line but also a scanning signal line.

**[0161]** As shown in (a) of Fig. 7, there is a scanning signal line 21 formed toward the center of a pixel electrode 12 having its longer sides extending in parallel with the scanning signal line 21, and there is provided auxiliary capacitor lines 14 extending in parallel with the scanning signal line 21 in such a way as to have overlaps near the longer sides of the pixel electrode 12, respectively. Furthermore, one of the two auxiliary capacitor lines 14 overlapping the pixel electrode 12 has an extended section 141 extending from an area near the center of the longer side of the pixel electrode 12 to the scanning signal line 21 in parallel with the shorter sides of the pixel electrode 12. There are also a plurality of slits 15 formed symmetrically with each other about a center line that divides each of the longer sides of the pixel electrode 12 into two and at sharp angles to the center line.

**[0162]** In such a configuration, there exist a plurality of regions of intersection between the scanning signal line 21 and slits 15 provided in the pixel electrode 12, and there exist a plurality of regions of intersection between the auxiliary capacitor line 14 and slits 15.

**[0163]** Moreover, in the liquid crystal display panel 2',

as shown in (a) of Fig. 7, in each of the plurality of regions of intersection (each surrounded by a dotted line) between the open regions of the slits 15 provided in the pixel electrode 12 and the scanning signal line 21, a covering metal section 19 stretching from part of the drain line 13 along the shorter sides of the pixel electrode 12 is provided between the layer of the pixel electrode 12 and the layer of the scanning signal line 21 in such a way as to cover the scanning signal line 21.

**[0164]** Furthermore, the drain line 13 extends up to the auxiliary capacitor line 14 while overlapping the extended section 141 of the auxiliary capacitor line 14 and, further, extends along the longer side of the pixel electrode 12 into the plurality of regions of intersection between the auxiliary capacitor line 14 and the slits 15. In the plurality of regions of intersection between the auxiliary capacitor line 14 and the slits 15, there are provided a plurality of covering metal sections 19 stretching from the drain line 13 in such a way as to cover the respective regions.

**[0165]** Further, even in a case where, as shown in (b) of Fig. 7, the pixel electrode 12 overlaps one of the two scanning signal lines 21 near a longer side of the pixel electrode 12 and there is an auxiliary capacitor line 14 formed toward the center of the pixel electrode 12, there exist a plurality of regions of intersection between the scanning signal line 21 and slits 15 provided in the pixel electrode 12 in the same manner as described above, and there exist a plurality of regions of intersection between the auxiliary capacitor line 14 and slits 15.

**[0166]** Moreover, in the liquid crystal display panel 2', as shown in (b) of Fig. 7, in each of the plurality of regions of intersection (each surrounded by a dotted line) between the open regions of the slits 15 provided in the pixel electrode 12 and the scanning signal line 21, a covering metal section 19 stretching from part of the drain line 13 along the shorter sides of the pixel electrode 12 is provided between the layer of the pixel electrode 12 and the layer of the scanning signal line 21 in such a way as to cover the scanning signal line 21.

**[0167]** Furthermore, in each of the plurality of regions of intersection between the open regions of the slits 15 and the auxiliary capacitor line 14, a covering metal section 19 obtained by widening part of the drain line 13 is provided between the layer of the pixel electrode 12 and the layer of the auxiliary capacitor line 14 in such a way as to cover the auxiliary capacitor line 14. Although, in Fig. 7, the covering metal section 19 is constituted by the drain line 13, the covering metal section 19 may be constituted by a data signal line 22, an intermediate electrode (not illustrated), or an independent shield metal (not illustrated).

**[0168]** Although, in the example shown in Fig. 7, the pixel electrode 12 is horizontally long; that is, the pixel electrode has its longer sides extending in parallel with the scanning signal lines 21, the pixel electrode may be vertically long; that is, the pixel electrode 12 may have its longer sides extending perpendicularly to the scanning signal lines 21.

(Multi-pixel Structure)

**[0169]** As a technique for improving the dependence of the gamma characteristics of a liquid crystal display panel on viewing angles (difference between the gamma characteristics of a liquid crystal display device as viewed squarely and the gamma characteristics of the device as viewed obliquely), there is a pixel division method (so-called multi-pixel technology). A liquid crystal display panel of the pixel division type has a multi-pixel structure in which each pixel is constituted by a plurality of subpixels. Moreover, the present invention can also be applied to a liquid crystal display panel having a multi-pixel structure.

**[0170]** First, the pixel division method is described. Fig. 8 shows the configuration of a liquid crystal display panel 200 having a multi-pixel structure. As shown in Fig. 8, the liquid crystal display panel 200 includes: data signal lines 220 and scanning signal lines 210, which are orthogonal to each other; auxiliary capacitor lines 140a and 140b; and pixels disposed in a matrix manner.

**[0171]** Each of the pixels is provided at an intersection between its corresponding one of the data signal lines 220 and its corresponding one of the scanning signal line 210, and includes subpixel electrodes (pixel electrode sections) 120a and 120b and TFTs 250a and 250b. The auxiliary capacitor lines 140a and 140b are disposed in such a way as to pass transversely along the upper edge of the subpixel electrode 120a and the lower edge of the subpixel electrode 120b, respectively. Moreover, the scanning signal line 210 extends in parallel with the auxiliary capacitor lines 140a and 140b in such a way as to overlap the space between the subpixel electrodes 120a and 120b disposed one above the other.

**[0172]** The TFT 250a is provided in a corner portion of the subpixel electrode 120a proximate to the point of intersection between the data signal line 220 and the scanning signal line 210. A drain line 130a extends along the data signal line 220 up to the auxiliary capacitor line 140a, and further includes an auxiliary capacitor electrode section 330a that overlaps the auxiliary capacitor line 140a.

**[0173]** Further, in the auxiliary capacitor electrode section 330a, the drain line 130a is electrically connected to the subpixel electrode 120a through a contact hole 240a.

**[0174]** Similarly, the TFT 250b is provided in a corner portion of the subpixel electrode 120b proximate to the point of intersection between the data signal line 220 and the scanning signal line 210. A drain line 130b extends along the data signal line 220 up to the auxiliary capacitor line 140b, and further includes an auxiliary capacitor electrode section 330b that overlaps the auxiliary capacitor line 140b.

**[0175]** Further, in the auxiliary capacitor electrode section 330b, the drain line 130b is electrically connected to the subpixel electrode 120b through a contact hole 240b.

**[0176]** Thus, the subpixel electrodes 120a and 120b form capacitors with the auxiliary capacitor lines 140a and 140b, respectively, and also form capacitors with the

common electrode. Further, the TFTs 250a and 250b have their gate electrodes electrically connected to the scanning signal line 210, and their source electrodes 260a and 260b to the data signal lines 220.

**[0177]** The TFTs 250a and 250b carry out a switching operation in accordance with a scanning signal supplied from the scanning signal line 210 to switch the pixel electrodes 120a and 120b and the data signal line 220 between a conducting state and a non-conducting state. Moreover, in the conducting state, voltages corresponding to a data signal representing an image supplied from the data signal line 220 are supplied to the pixel electrode 120a and 120b through the drain lines 130a and 130b, respectively.

**[0178]** In the liquid crystal display panel 200, the subpixel electrodes 120a and 120b are supplied with voltages corresponding to the same data signal from the data signal line 220. However, by controlling the voltages of the auxiliary capacitor lines 140a and 140b individually, the subpixel electrodes 120a and 120b can be made different in effective voltage through the auxiliary capacitors between the subpixel electrodes and the auxiliary capacitor lines.

**[0179]** For example, the voltages of the auxiliary capacitor lines 140a and 140b are individually controlled by voltage-reversing the auxiliary capacitor lines 140a and 140b every horizontal scanning period such that when the auxiliary capacitor line 140a level-shifts in voltage in a plus direction, the auxiliary capacitor line 140b level-shifts in voltage in a minus direction, and that when, after one horizontal scanning period, the auxiliary capacitor line 140a level-shifts in voltage in a minus direction, the auxiliary capacitor line 140b level-shifts in voltage in a plus direction. That is, by supplying the auxiliary capacitor lines 140a and 140b with rectangular waves that are out of phase by 180 degrees, the subpixel electrodes 120a and 120b are made different in potential due to the capacitor formed by the subpixel electrode 120a and the auxiliary capacitor line 140a and the capacitor formed by the subpixel electrode 120b and the auxiliary capacitor line 140b.

**[0180]** Thus, in a liquid crystal display panel of the multi-pixel structure, a halftone can be expressed by composing each pixel of a high-luminance subpixel (bright subpixel) and a low-luminance subpixel (dark subpixel), whereby the dependence of gamma characteristics on viewing angles (e.g., excess brightness) is improved.

**[0181]** However, in a liquid crystal display panel of the multi-pixel structure having its subpixel electrodes provided with slits, such equipotential lines as those shown in (c) of Fig. 9 appear due to the relationship among the common electrode, the subpixel electrodes, and the auxiliary capacitor lines not only at the PSA step in the process of manufacturing the liquid crystal display panel but also during actual driving according to the pixel division method. Therefore, even during actual driving, there may occur a defect in alignment of liquid crystal molecules, and such a defect in alignment ends up causing deteri-

oration in display quality.

**[0182]** Accordingly, in the liquid crystal display panel 200 having a multi-pixel structure, as shown in Fig. 8, in a region of intersection (surrounded by a dotted line) between the open region of a slit 150a provided in the subpixel electrode 120a and the auxiliary capacitor line 140, the drain line 130a has a covering section 190a, provided between the layer of the pixel electrode 120a and the layer of the auxiliary capacitor line 140a, which covers the auxiliary capacitor line 140a. In other words, the drain line 130a has a covering section 190 stretching from the auxiliary capacitor electrode section 330a in such a way as to cover the region of intersection between the open region of the slit 150a and the auxiliary capacitor line 140a.

**[0183]** Similarly, in a region of intersection (surrounded by a dotted line) between the open region of a slit 150b provided in the subpixel electrode 120b and the auxiliary capacitor line 140b, the drain line 130b has a covering section 190b, provided between the layer of the pixel electrode 120b and the layer of the auxiliary capacitor line 140b, which covers the auxiliary capacitor line 140b.

**[0184]** The present invention is not limited to the description of the embodiments above, but may be altered by a skilled person within the scope of the claims. An embodiment based on a proper combination of technical means disclosed in different embodiments is encompassed in the technical scope of the present invention.

#### 30 Industrial Applicability

**[0185]** The present invention can be applied to a liquid crystal display panel including a substrate structured such that a slit in a pixel electrode intersects with a scanning signal line or an auxiliary capacitor line and, in particular, is suitable to a liquid crystal display device in which a pretilt angle of liquid crystal molecules are formed through a PSA step under a Cs-COM voltage application scheme.

#### 40 Reference Signs List

##### **[0186]**

- |    |    |   |
|----|----|---|
| 45 | 1  | Liquid crystal display device             |
|    | 2  | Liquid crystal display panel              |
|    | 3  | Control circuit                           |
|    | 4  | Gate driving circuit                      |
|    | 5  | Source driving circuit                    |
| 50 | 6  | CS driving circuit                        |
|    | 7  | Pixel                                     |
|    | 10 | Active matrix substrate                   |
|    | 11 | Transparent insulating substrate          |
|    | 12 | Pixel electrode (pixel electrode section) |
| 55 | 13 | Drain line (metal wire)                   |
|    | 14 | Auxiliary capacitor wire                  |
|    | 15 | Slit (alignment control space section)    |
|    | 16 | Transparent insulating substrate          |

17	Common electrode	
18	Rib (alignment control section)	
19	Covering metal section (metal layer, covering section)	
20	Counter substrate	5
21	Scanning signal line	
22	Data signal line (signal wire)	
24	Contact hole	
25	TFT (switching element)	
26	Source electrode	10
27	Drain electrode	
30	Liquid crystal layer	
31	Interlayer insulating film	
32	Gate insulating film	
33	Glass substrate	15

### Claims

1. An active matrix substrate comprising:
  - a plurality of scanning signal lines;
  - a plurality of signal wires disposed in such a way as to intersect with the scanning signal lines;
  - a pixel section constituted by pixel electrode sections each provided in correspondence with a combination of each of the scanning signal lines and each of the signal wires, the pixel section having an alignment control space section that controls a state of alignment of liquid crystal molecules;
  - a switching element that switches a signal wire as one of the signal wires and a pixel electrode section as one of the pixel electrode sections into a conducting state or a non-conducting state in accordance with a scanning signal supplied from a scanning signal line as one of the scanning signal lines;
  - a metal wire, connected to the switching element, through which when the switching element is in a conducting state, a data signal from the signal wire is supplied to the pixel electrode section; and
  - an auxiliary capacitor line that forms a capacitor with the pixel electrode section, in a region of intersection between the alignment control space section and the auxiliary capacitor line or the scanning signal line, a metal layer being provided between a layer of the pixel section and a layer of the scanning signal line in such a way as to cover at least the auxiliary capacitor line or the scanning signal line.
2. An active matrix substrate comprising:
  - a plurality of scanning signal lines;
  - a plurality of signal wires disposed in such a way as to intersect with the scanning signal lines;
3. The active matrix substrate as set forth in claim 1 or 2, wherein the metal layer is constituted to include at least either the metal wire or the signal wire.
4. The active matrix substrate as set forth in any one of claims 1 to 3, wherein the alignment control space section is a long narrow hole formed individually in the pixel electrode section.
5. The active matrix substrate as set forth in any one of claims 1 to 3, wherein the alignment control space section is a space formed between one and another of the plurality of pixel electrode sections constituting the pixel section.
6. The active matrix substrate as set forth in any one of claims 1 to 3, wherein the alignment control space section is a long narrow hole formed by making a cut in the pixel electrode section.
7. The active matrix substrate as set forth in any one of claims 1 to 6, wherein the pixel electrode section is a multi-pixel electrode including a plurality of sub-pixel electrodes and is driven by a pixel division method.
8. The active matrix substrate as set forth in claim 1, wherein in the region of intersection between the alignment control space section and the auxiliary capacitor line, a drain line serving as the metal wire and extending from the switching element formed in a corner portion of the pixel electrode section to the

auxiliary capacitor line disposed in such a way as to pass transversely across the pixel electrode section is provided with a covering section that covers at least the auxiliary capacitor line.

9. The active matrix substrate as set forth in claim 1, wherein:

the scanning signal line is disposed in such a way as to pass transversely across the pixel electrode section;

the auxiliary capacitor line is disposed in such a way as to pass transversely across the pixel electrode section substantially in parallel with the scanning signal line;

a drain line serving as the metal wire extends from the switching element formed in the pixel electrode section to at least either the region of intersection between the alignment control space section and the auxiliary capacitor line disposed in such a way as to pass transversely across the pixel electrode section or the region of intersection between the alignment control space section and the scanning signal line; and a covering section that covers at least the auxiliary capacitor line and the scanning signal line in the respective regions is provided as part of the drain line.

10. The active matrix substrate as set forth in claim 1, wherein:

the scanning signal line is disposed in such a way as to pass transversely along an edge of the pixel electrode section;

the auxiliary capacitor line is disposed in such a way as to pass transversely across a center of the pixel electrode section substantially in parallel with the scanning signal line; and

a drain line serving as the metal wire and extending from the switching element formed in a corner portion of the pixel electrode section to at least either the region of intersection between the alignment control space section and the auxiliary capacitor line disposed in such a way as to pass transversely across the pixel electrode section or the region of intersection between the alignment control space section and the scanning signal line is provided with a covering section that covers at least the auxiliary capacitor line and the scanning signal line in the respective regions.

11. The active matrix substrate as set forth in claim 1, wherein:

the scanning signal line is disposed in such a way as to pass transversely across a center of

the pixel electrode section;

the auxiliary capacitor line is disposed in such a way as to pass transversely along an edge of the pixel electrode section substantially in parallel with the scanning signal line; and

a drain line serving as the metal wire and extending from the switching element formed in a side edge portion of the pixel electrode section to at least either the region of intersection between the alignment control space section and the auxiliary capacitor line disposed in such a way as to pass transversely across the pixel electrode section or the region of intersection between the alignment control space section and the scanning signal line is provided with a covering section that covers at least the auxiliary capacitor line and the scanning signal line in the respective regions.

5

10

15

20

25

30

35

40

45

50

55

12. The active matrix substrate as set forth in claim 10 or 11, wherein the pixel electrode section has its longer sides extending substantially in parallel with the scanning signal line.

13. The active matrix substrate as set forth in claim 1, wherein:

the auxiliary capacitor line is provided in such a way as to overlap a site where another alignment control space section adjoining the alignment control space section within each of the pixel electrode sections are close to the alignment control space section at a sharp angle; and in the region of intersection between the auxiliary capacitor line and those of the other alignment control space section and the alignment control space section, a drain line serving as the metal wire and extending from the switching element formed in a corner portion of the pixel electrode section to the auxiliary capacitor line is provided with a covering section that covers at least the auxiliary capacitor line.

14. The active matrix substrate as set forth in claim 1, wherein:

the auxiliary capacitor line is provided in such a way as to pass transversely across the alignment control space section formed as a space between the plurality of pixel electrode sections; and

in the region of intersection between the alignment control space section and the auxiliary capacitor line, a drain line serving as the metal wire and extending from the switching element formed in a corner portion of the pixel electrode section to the auxiliary capacitor line is provided with a covering section that covers at least the

auxiliary capacitor line.

15. The active matrix substrate as set forth in claim 1, wherein:

the auxiliary capacitor line is provided in such a way as to pass transversely across the alignment control space section formed as a space between the plurality of pixel electrode sections; and

in the region of intersection between the alignment control space section and the auxiliary capacitor line, a data signal line serving as the signal line and extending from the switching element formed in a corner portion of the pixel electrode section in such a way as to intersect with the auxiliary capacitor line is provided with a covering section that covers at least the auxiliary capacitor line.

16. The active matrix substrate as set forth in claim 2, wherein in the region of intersection between the alignment control space section and the scanning signal line, a drain line serving as the metal wire and extending from the switching element formed in the pixel electrode section to the scanning signal line disposed in such a way as to pass transversely across the pixel electrode section is provided with a covering section that covers at least the scanning signal line.

17. A liquid crystal display panel comprising:

an active matrix substrate as set forth in any one of claims 1 to 16;  
a counter substrate provided with a common electrode; and  
a liquid crystal layer sandwiched between the active matrix substrate and the counter substrate.

18. The liquid crystal display panel as set forth in claim 17, wherein the counter substrate includes an alignment control section that controls a state of alignment of liquid crystal molecules.

19. A liquid crystal display device comprising:

a liquid crystal display panel as set forth in claim 17 or 18; and  
a driving circuit that drives the liquid crystal display panel.

20. A method for manufacturing an active matrix substrate including (i) a plurality of scanning signal lines, (ii) a plurality of signal wires disposed in such a way as to intersect with the scanning signal lines, (iii) a pixel section constituted by pixel electrode sections

each provided in correspondence with a combination of each of the scanning signal lines and each of the signal wires, the pixel section having an alignment control space section that controls a state of alignment of liquid crystal molecules, (iv) a switching element that switches a signal wire as one of the signal wires and a pixel electrode section as one of the pixel electrode sections into a conducting state or a non-conducting state in accordance with a scanning signal supplied from a scanning signal line as one of the scanning signal lines, (v) a metal wire, connected to the switching element, through which when the switching element is in a conducting state, a data signal from the signal wire is supplied to the pixel electrode section, and (vi) an auxiliary capacitor line that forms a capacitor with the pixel electrode section,

the method comprising the step of, in a region of intersection between the alignment control space section and the auxiliary capacitor line or the scanning signal line, forming a metal layer in such a way that the metal layer covers at least the auxiliary capacitor line or the scanning signal line.

21. A method for manufacturing an active matrix substrate including (i) a plurality of scanning signal lines, (ii) a plurality of signal wires disposed in such a way as to intersect with the scanning signal lines, (iii) a pixel section constituted by pixel electrode sections each provided in correspondence with a combination of each of the scanning signal lines and each of the signal wires, the pixel section having an alignment control space section that controls a state of alignment of liquid crystal molecules, (iv) a switching element that switches a signal wire as one of the signal wires and a pixel electrode section as one of the pixel electrode sections into a conducting state or a non-conducting state in accordance with a scanning signal supplied from a scanning signal line as one of the scanning signal lines, and (v) a metal wire, connected to the switching element, through which when the switching element is in a conducting state, a data signal from the signal wire is supplied to the pixel electrode section,

the method comprising the step of, in a region of intersection between the alignment control space section and the scanning signal line, forming a metal layer between a layer of the pixel section and a layer of the scanning signal line in such a way that the metal layer covers at least the scanning signal line.

22. A method for manufacturing a liquid crystal display panel as set forth in claim 17 or 18, the method comprising a polymer alignment supporting step of giving a pretilt angle to liquid crystal molecules of the liquid crystal layer by polymerizing monomers mixed in advance into the liquid crystal layer, with voltage being applied to the liquid crystal

layer in any one of the following states of potential:  
 a first state of potential where a potential difference  
 obtained by subtracting a potential of the common  
 electrode from a potential of the metal layer is oppo- 5  
 site in polarity to a potential difference obtained by  
 subtracting the potential of the common electrode  
 from a potential of the pixel electrode section; a sec-  
 ond state of potential where the potential of the metal  
 layer is equal to the potential of the common elec- 10  
 trode; and a third state of potential where the poten-  
 tial difference obtained by subtracting the potential  
 of the common electrode from the potential of the  
 metal layer is equal in polarity to the potential differ-  
 ence obtained by subtracting the potential of the  
 common electrode from the potential of the pixel 15  
 electrode section and where an absolute value of a  
 difference between the potential of the pixel elec-  
 trode section and the potential of the common elec-  
 trode is greater than or equal to an absolute value 20  
 of a difference between the potential of the metal  
 layer and the potential of the common electrode.

23. A method for driving a liquid crystal display panel as  
 set forth in claim 17 or 18, 25  
 the method comprising applying voltage to the liquid  
 crystal layer in any one of the following states of po-  
 tential: a first state of potential where a potential dif-  
 ference obtained by subtracting a potential of the  
 common electrode from a potential of the metal layer  
 is opposite in polarity to each other a potential dif- 30  
 ference obtained by subtracting the potential of the  
 common electrode from a potential of the pixel elec-  
 trode section; a second state of potential where the  
 potential of the metal layer is equal to the potential  
 of the common electrode; and a third state of poten- 35  
 tial where the potential difference obtained by sub-  
 tracting the potential of the common electrode from  
 the potential of the metal layer is equal in polarity to  
 the potential difference obtained by subtracting the  
 potential of the common electrode from the potential 40  
 of the pixel electrode section and where an absolute  
 value of a difference between the potential of the  
 pixel electrode section and the potential of the com-  
 mon electrode is greater than or equal to an absolute  
 value of a difference between the potential of the 45  
 metal layer and the potential of the common elec-  
 trode.

50

55

FIG. 1




FIG. 2




FIG. 3




FIG. 4 a




FIG. 4 b




FIG. 5




FIG. 6




FIG. 7




FIG. 8




FIG. 9




FIG. 10




FIG. 11





FIG. 12



## INTERNATIONAL SEARCH REPORT

International application No.

PCT/JP2009/064029

A. CLASSIFICATION OF SUBJECT MATTER G02F1/1343(2006.01)i, G02F1/1368(2006.01)i		
According to International Patent Classification (IPC) or to both national classification and IPC		
B. FIELDS SEARCHED		
Minimum documentation searched (classification system followed by classification symbols) G02F1/1343, G02F1/1368		
Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched Jitsuyo Shinan Koho 1922-1996 Jitsuyo Shinan Toroku Koho 1996-2009 Kokai Jitsuyo Shinan Koho 1971-2009 Toroku Jitsuyo Shinan Koho 1994-2009		
Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)		
C. DOCUMENTS CONSIDERED TO BE RELEVANT		
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	JP 2005-134889 A (Samsung Electronics Co., Ltd.), 26 May, 2005 (26.05.05), Full text; Figs. 1 to 28 & US 2005/0110924 A1 & KR 10-2005-0032164 A & CN 1619403 A	1-23
A	JP 2006-178445 A (Samsung Electronics Co., Ltd.), 06 July, 2006 (06.07.06), Full text; Figs. 1 to 19 & US 2006/0131582 A1 & KR 10-2006-0070349 A & CN 1794066 A	1-23
<input checked="" type="checkbox"/> Further documents are listed in the continuation of Box C. <input type="checkbox"/> See patent family annex.		
* Special categories of cited documents: "A" document defining the general state of the art which is not considered to be of particular relevance "E" earlier application or patent but published on or after the international filing date "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) "O" document referring to an oral disclosure, use, exhibition or other means "P" document published prior to the international filing date but later than the priority date claimed "T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art "&" document member of the same patent family		
Date of the actual completion of the international search 02 September, 2009 (02.09.09)		Date of mailing of the international search report 15 September, 2009 (15.09.09)
Name and mailing address of the ISA/ Japanese Patent Office		Authorized officer
Facsimile No.		Telephone No.

INTERNATIONAL SEARCH REPORT

International application No.  
PCT/JP2009/064029

C (Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT		
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	JP 2003-177408 A (Fujitsu Display Technologies Corp.), 27 June, 2003 (27.06.03), Full text; Figs. 1 to 50 & WO 2003/032067 A1 & US 2005/0030445 A1 & KR 10-2003-0028699 A & CN 1564962 A	1-23

Form PCT/ISA/210 (continuation of second sheet) (April 2007)

**REFERENCES CITED IN THE DESCRIPTION**

*This list of references cited by the applicant is for the reader's convenience only. It does not form part of the European patent document. Even though great care has been taken in compiling the references, errors or omissions cannot be excluded and the EPO disclaims all liability in this regard.*

**Patent documents cited in the description**

- JP 2003149647 A [0008]
- JP 2003177408 A [0009]

专利名称(译)	有源矩阵基板，液晶显示面板，液晶显示装置，有源矩阵基板的制造方法，液晶显示面板的制造方法以及液晶显示面板的驱动方法		
公开(公告)号	<a href="#">EP2390718A4</a>	公开(公告)日	2013-01-23
申请号	EP2009827416	申请日	2009-08-07
[标]申请(专利权)人(译)	夏普株式会社		
申请(专利权)人(译)	夏普株式会社		
当前申请(专利权)人(译)	夏普株式会社		
[标]发明人	HORIUCHI SATOSHI YAMADA TAKAHARU HISADA YUHKO ITOH RYOHIKI		
发明人	HORIUCHI, SATOSHI YAMADA, TAKAHARU HISADA, YUHKO ITOH, RYOHIKI		
IPC分类号	G02F1/1343 G02F1/1368 G02F1/1337		
CPC分类号	G02F1/1337 G02F1/133707 G02F1/133788 G02F1/13624 G02F2001/133715 G02F2001/133769 G02F2001/134345 G02F2001/134372 G02F2001/13629 G02F2201/128 G02F2201/40 G02F2203/62 G09G3/3637 G09G3/3655 G09G2330/10		
优先权	2008295725 2008-11-19 JP		
其他公开文献	EP2390718A1 EP2390718B1		
外部链接	<a href="#">Espacenet</a>		

#### 摘要(译)

通过抑制包括基板的液晶显示板中的对准干扰来实现高质量显示，该基板被构造使得像素电极中的狭缝与扫描信号线或辅助电容线相交。有源矩阵基板(10)包括：具有狭缝的像素电极(12)；和辅助电容线(14)。在狭缝(15)和辅助电容器线(14)或扫描信号线(21)之间的交叉区域中，至少一条漏极线(13)或数据信号线(22)设置在一层之间。像素电极(12)和辅助电容线(14)或扫描信号线(21)的层以覆盖辅助电容线(14)或扫描信号线(21)的方式。